

TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC


# TC9298F, TC9298FB

## LCD DRIVER WITH ON-CHIP KEY INPUT

TC9298F and TC9298FB is an LCD driver with on-chip key input, which is controlled using serial data.

### FEATURES

- Supports switching between 1/4 and 1/8 duty and 1/3 and 1/4 bias.
- Displays up to 176 segments in 1/4 duty mode; up to 320 segments in 1/8 duty mode.
- All display segments can be turned on or off. Outputs from the S40 to S43 pins can be switched between segment output and LED driver output.
- Supports input from 28 keys as standard. Externally connecting diodes supports input from up to 56 keys.
- Four-wire configuration employed for connecting to the controller.




### Weight

QFP64-P-1414-0.80A : 1.10g (Typ.)  
QFP64-P-1212-0.65 : 0.45g (Typ.)


980508EBA1

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.




## PIN CONNECTION






## BLOCK DIAGRAM



## PIN FUNCTION

PIN No.	SYMBOL	PIN NAME	FUNCTION	REMARKS
59	V <sub>DD</sub>	Power pin	Power is applied to these pins. Normally 5V is supplied. Power-on reset resets system at power on or V <sub>DD</sub> <2.0V (typical).	—
57	GND	Ground pin		
1 8	KT <sub>0</sub> KT <sub>7</sub>	Key scan I/O pins	Key scan signal I/O pins. Data can be input from 28 keys (standard) by a key matrix with other key scan I/O pins. Connecting external diodes enables data to be input from up to 56 keys. At a fixed cycle, a pin is set to output and the other pins are set to input. The pin set to output outputs high level ; the others are pulled down to low level by built-in pull-down resistors.	
9 12	COM1 COM4	Common output pins	Common signal output pins for LCD. When set to 1/4 duty, can display up to 176 segments by a key matrix of COM1 to COM4 and S <sub>0</sub> to S <sub>43</sub> ; when set to 1/8 duty, can display up to 320 segments by a key matrix of COM1 to COM8 and S <sub>4</sub> to S <sub>43</sub> .	
13 16	S <sub>0</sub> / COM5 S <sub>3</sub> / COM8	Segment output pins /common output pins	When set to 1/8 duty, S <sub>0</sub> to S <sub>3</sub> are used as COM5 to COM8.	
17 52	S <sub>4</sub> S <sub>39</sub>	Segment output pins	Segment signal output pins for LCD. When set to 1/4 duty, can display up to 176 segments by a key matrix of COM1 to COM4 and S <sub>0</sub> to S <sub>43</sub> ; when set to 1/8 duty, can display up to 320 segments by a key matrix of COM1 to COM8 and S <sub>4</sub> to S <sub>43</sub> .	
53 56	S <sub>40</sub> / OT3 S <sub>43</sub> / OT0	Segment output pins /general-purpose output pins	S <sub>40</sub> to S <sub>43</sub> are also used as general-purpose output pins. When set to general-purpose output, S <sub>40</sub> to S <sub>43</sub> output CMOS outputs.	
58	OSC	CR oscillator pin	Connecting C and R generates the system clock. The oscillation frequency is expressed as follows : $f_{osc} = 1.41 / (C \cdot R)$ [Hz] For example, where C = 0.01 μF and R = 27kΩ $f_{osc} = 5.22\text{kHz}$	

PIN No.	SYMBOL	PIN NAME	FUNCTION	REMARKS
60	$\overline{RST}$	Reset input pin	<p>Reset signal input pin for device system reset.</p> <p>While the <math>\overline{RST}</math> input is at low level, stops the oscillator, resetting all internal data. At the same time, fixes the LCD output pins to low level.</p> <p>Since the power-on reset circuit is incorporated, for normal use, connect the RST pin to VDD.</p>	
61	DOUT	Data output pin	<p>Serial interface pins.</p> <p>Used to transfer to and from the controller, display data, key input data, and data for controlling these data.</p> <p>While the CE pin is at low level, disables data transfer. Setting the CE pin to high level inputs or outputs data to or from the DIN/DOUT pin in sync with the clock input to the CK pin.</p>	
62	DIN	Data input pin		
63	CK	Clock input pin	All input pins incorporate Schmitt circuits.	
64	CE	Chip enable input pin	The DOUT pin is N-channel open drain output.	


## ○ THE CONTENTS OF ADDRESS DATA

DUTY	CAN BE OMITTED	A0 A1 A2 A3	ADDRESS (HEX)	D0	D1	D2	D3	D4	D5	D6	D7	D8~D11	D12~D15	D16~D28	D29~D39			
	*	*	0 0 0 0	0				S9				S9 to S0 display data		S6	S5~S0			
1/4	*	*	1 0 0 0	1				COM4	COM3	COM2	COM1	COM4	COM3	COM2	COM1	COM4, 3, 2, 1		
	*	*	0 1 0 0	2				S19				S18		S17	S16	S15~S10		
	*	*	1 1 0 0	3				COM4	COM3	COM2	COM1	COM4	COM3	COM2	COM1	COM4, 3, 2, 1		
	*	*	0 0 1 0	4								S29 to S20 display data		S29 to S30 display data				
	*	*	0 0 0 0	0								S39 to S40 display data		S43 to S40 display data		Input prohibited		
	*	*	0 0 0 0	0								S8 to S4 display data		S7	S6~S4			
								COM8	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM8, 7, 6, 5, 4, 3, 2, 1		
												S13 to S9 display data		S12	S11~S9			
1/8	*	*	0 1 0 0	1				COM8	COM7	COM6	COM5	COM4	COM3	COM2	COM1	COM8~COM1		
	*	*	1 1 0 0	3								S18 to S14 display data		S23 to S19 display data				
	*	*	0 0 1 0	4								S28 to S24 display data		S33 to S29 display data				
	*	*	1 0 1 0	5								S38 to S34 display data		S43 to S39 display data				
	*	*	0 1 1 0	6														
	*	*	1 1 1 0	7														
	*	*	0 0 0 1	8				EX-OSC	0	0	DUTY			Segment/ general-purpose output switching		Input prohibited		
								RBIAS										
	*	*	1 0 0 1	9					L/T	BL	OP	OT0	OT1	OT2	OT3	Key data output		
-																		
	*	*	0 1 0 1	A				KON	K01	K02	K03	K04	K05	K06	K07	K08~K11	K12~K15	Un-defined
	*	*	1 1 0 1	B				KON	K29	K30	K31	K32	K33	K34	K35	K36~K39	K40~K43	K44~K56
																Expanded key data output		

## DESCRIPTION OF OPERATION


### 1. Display and Control Data Input Format

- The display and control data input timing is as follows.



- Set all display data bits for outputting the segments to be used.
- The display data for outputting unused segments need not be set, but only on the LSB side.
- At input the DOUT pin goes to high impedance.

(Example) At 1/4 duty, if the address for setting the data is set to 0H, segment output pins from S0 to S8 are used and S9 is not, the S9 display data can be omitted as shown below.



### (1) Display Control Data Bit

This bit sets the display on / off. In accordance with the setting, the waveform corresponding to display on / off is output to a segment output pin. Setting the bit to 1 outputs display on waveform; setting the bit to 0, display off waveform.

First specify an address from 0H~4H at 1/4 duty or an address from 0H~7H at 1/8 duty, then set the data for each segment in sequence, starting from the segment's upper bit.

If any segments remain unused, the data settings can be omitted from the highest segment output pins.

0	Display off
1	Display on

(Note) After a reset these data are undefined.

### (2) Duty Control Bit (DUTY)

The DUTY bit controls the switching between 1/4 and 1/8 duty. Setting this bit to 0 selects 1/4 duty; to 1 selects 1/8 duty.

Selecting 1/4 duty switches the S0 / COM5~S3 / COM8 pins to segment output pins S0~S3.

Selecting 1/8 duty switches the S0 / COM5~S3 / COM8 pins to common output pins COM5~COM8.

To set the data, specify the address as 8H.

A0	A1	A2	A3	D0	D1	D2	D3	D4	D5	D6	D7
Address 8H	0	0	0	1		0	0	DUTY			
(Note)										0	1/4 DUTY, 1/3 BIAS
										1	1/8 DUTY, 1/4 BIAS

(Note) After a reset these data are cleared to 0.

### (3) Bias Resistance Control Bit (RBIAS)

This bit controls the resistance (RBIAS) value for generating the bias voltage.

At 1/4 duty and 1/3 bias, writing 0 to the bit sets RBIAS =  $4k\Omega$ , while writing 1 to the bit sets RBIAS =  $2k\Omega$ .

At 1/8 duty and 1/4 bias, writing 0 to the bit sets RBIAS =  $2k\Omega$ , while writing 1 to the bit sets RBIAS =  $1k\Omega$ .


To set the data, specify the address as 9H.

If setting RBIAS to 0 increases the noise on the LCD driver output waveform and adversely affects the display, set RBIAS to 1 to reduce the noise.

A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
Address 9H	1	0	0	1	RBIAS						

DUTY	LCD DRIVER MODE	RBIAS	RBIAS RESISTANCE (TYP.)
0	1/4 DUTY	0	$4k\Omega$ ( $\times 3$ )
	1/3 BIAS	1	$2k\Omega$ ( $\times 3$ )
1	1/8 DUTY	0	$2k\Omega$ ( $\times 4$ )
	1/4 BIAS	1	$1k\Omega$ ( $\times 4$ )



(Configuration of Bias Circuit)

(Note) After a reset these data are cleared to 0.

#### (4) All-on / All-off Control Bits (BL / LT)

The BL/LT bits turn each display to all-on or all-off. Setting both bits to 0 outputs standard display data to each segment output pin. Setting BL to 1 outputs the display off waveform to all the segment output pins. Setting BL to 1 outputs the display on waveform to all the segment output pins.

When all-on or all-off is set, the previous display data are held. There is no need to set the display data again. New data can also be set during the all-on or all-off states.

To set the data, specify the address as 9H.

	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
Address 9H	1	0	0	1		LT	BL					
(Note 1)	LT		BL		DISPLAY							
	0		0		Standard display							
	1				All on							
	0		1		All off (Note 2)							

(Note 1) After a reset these data are cleared to 0.

(Note 2) When BL and LT are both set to 1, BL takes priority.

#### (5) Operation Control Bit (OP)

The OP bit starts/stops the LCD driver and key scan functions.

Setting OP to 0 stops the oscillation and fixes the LCD driver output pins and the key scan input/output pins to Low.

After operations are turned off, the previous data of all data bits are held. New data can also be set while the operations are off.

A reset clears the OP bit to 0 and turns off the LCD driver and key scanner operations. While the operations are off, initialize the control data and display data.

To set the data, specify the address as 9H.

	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
Address 9H	1	0	0	1				OP				
(Note)	0		Operations off									
	1		Operations on									

(Note) After a reset these data are cleared to 0.

#### (6) External Clock Input Control Bit (EX-OSC)

The EX-OSC bit selects oscillator operation or external clock input.

Setting this bit to 0 operates the oscillator circuit with external CR.

Setting the bit to 1 sets the OSC pin as a CMOS input pin with Schmitt circuit and inputs an external clock as the system clock. Use this pin at such times as when using an output clock from a microcontroller.

To set the data, specify the address as 8H.

Address 8H	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
	0	0	0	1	EX-OSC	0	0					
(Note)												
0   CR oscillation												
1   External clock												

(Note) After a reset these data are cleared to 0.

#### (7) Segment / General-Purpose Output Switching Bits (S43 / OT0~S40 / OT3) and General-Purpose Output Control Bits (OT0~OT3)

The segment/general-purpose output switching bits switch between segment output and general-purpose output. Setting 0 selects segment output; setting 1 selects general-purpose output. When segment output is selected, a display on/off waveform corresponding to the display data is output. When general-purpose output is selected, the general-purpose output control bit sets the output status.

Setting the general-purpose output control bit to 0 outputs Low. Setting the bit to 1 outputs High.

When segment output is selected, the corresponding general-purpose output control data are invalid. When general-purpose output is selected, the corresponding segment output display data are invalid.

To set the segment/general-purpose output switching bits, specify the address as 8H.

To set the general-purpose output control bits, specify the address as 9H.

Address 8H	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
	0	0	0	1			0	0	S36/OT3	S37/OT2	S38/OT1	S39/OT0
(Note)												
0   Segment output												
1   General-purpose output												

Address 9H	A <sub>0</sub>	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
	1	0	0	1					OT3	OT2	OT1	OT0
(Note)												
0   "L" output												
1   "H" output												

(Note) After a reset these data are cleared to 0.

#### (8) Key Data Bits (K<sub>ON</sub>, K<sub>01</sub>~K<sub>56</sub>)

These are the key data bits of the key matrix. The K<sub>ON</sub> bit shows whether the key input is on or off. The K<sub>01</sub>~K<sub>56</sub> bits, each corresponding to a key, show which key is being pressed. Key input sets K<sub>ON</sub> to 1. No key input sets K<sub>ON</sub> to 0. A key input corresponding to K<sub>01</sub>~K<sub>56</sub> sets the relevant K<sub>01</sub>~K<sub>56</sub> bit to 1. No key input corresponding to K<sub>01</sub>~K<sub>56</sub> sets the relevant K<sub>01</sub>~K<sub>56</sub> bit to 0.

K<sub>ON</sub> bit

0	No key input
1	Key input


K<sub>0</sub>~K<sub>56</sub> bits

0	No key input
1	Key input

(Note) After a reset these data are undefined.

## 2. Data Output Mode (Key Data)


(1) The key data are output at the following timing.




(2) Structure of key matrix

One of two matrices can be selected for the key matrix : a matrix with up to 28 keys without any external components, or a matrix with up to 56 keys with external diodes.

Structure of key matrix  
(Structure 1)




(Structure 2)



- \* When a key is input, K<sub>ON</sub> is set to 1.
- \* Setting the CE pin to 1 then to 0 after address input sets the DOUT pin to output. With DOUT in an output state, the K<sub>ON</sub> bit can be monitored by halting the timing.
- \* If there are any unnecessary key data, the key data output can be stopped by setting the CE pin to 0.

(3) The keys are scanned at the following timing.




(Note) When  $f_{osc} = 5\text{kHz}$


When OP is set to 1, the keys are scanned. The key scan cycle is 32 times the oscillation cycle ( $6.4\text{ms} @ f_{osc} = 5\text{kHz}$ ). The key data are also updated at this timing. The actual data become valid and updated one cycle after each key scan cycle.

3. The output waveforms of the LCD driver are as shown below.

- 1/4Duty, 1/3Bias (COM1, COM3 system on)



- 1/8Duty, 1/4Bias (COM1, COM3 system on)



MAXIMUM RATINGS ( $T_a = 25^\circ\text{C}$ )

CHARACTERISTIC	SYMBOL	RATING	UNIT
Supply Voltage	$V_{DD}$	-0.3~6.0	V
Input Voltage 1	$V_{IN1}$	-0.3~ $V_{DD} + 0.3$	V
Input Voltage 2	$V_{IN2}$	-0.3~6.0 (注)	V
Power Dissipation	$P_D$	300	mW
Operating Temperature	$T_{opr}$	-40~85	°C
Storage Temperature	$T_{stg}$	-65~150	°C


(Note) DIN, CK, CE pins

ELECTRICAL CHARACTERISTICS (Unless otherwise specified,  $V_{DD} = 2.7$  to 5.5V,  $T_a = -40$  to  $85^\circ\text{C}$ )

CHARACTERISTIC	SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Operating Supply Voltage	$V_{DD}$	—	—	2.7	5.0	5.5	V
Power-on Reset Voltage	$V_{RST}$	—	—	1.5	2.0	2.5	V
Operating Supply Current	$I_{DD1}$	—	$V_{DD} = 5\text{V}$ , $f_{osc} = 5\text{kHz}$ , No load 1/3 BIAS, R <sub>BIA</sub> S = 4kΩ (typ.)	—	0.7	1.5	mA
		—	$V_{DD} = 5\text{V}$ , $f_{osc} = 5\text{kHz}$ , No load 1/3 BIAS, R <sub>BIA</sub> S = 2kΩ (typ.)	—	1.1	2.0	
		—	$V_{DD} = 5\text{V}$ , $f_{osc} = 5\text{kHz}$ , No load 1/4 BIAS, R <sub>BIA</sub> S = 2kΩ (typ.)	—	0.9	2.0	
		—	$V_{DD} = 5\text{V}$ , $f_{osc} = 5\text{kHz}$ , No load 1/4 BIAS, R <sub>BIA</sub> S = 1kΩ (typ.)	—	1.5	2.5	
Stand-by Current	$I_{DD2}$	—	$V_{DD} = 5\text{V}$ , OP = "0"	—	150	300	μA
Input Voltage	"H" Level	$V_{IH1}$	— $K_{T0}-K_{T3}$	$V_{DD} \times 0.6$	~	$V_{DD}$	V
		$V_{IH2}$	— $\bar{RST}$	$V_{DD} \times 0.8$	~	$V_{DD}$	
		$V_{IH3}$	— DIN, CK, CE	$V_{DD} \times 0.8$	~	5.5	
	"L" Level	$V_{IL1}$	— $K_{T0}-K_{T3}$	0	~	$V_{DD} \times 0.1$	
		$V_{IL2}$	— $\bar{RST}$ , DIN, CK, CE	0	~	$V_{DD} \times 0.2$	
Schmitt Voltage	$V_{SCH}$	—	$V_{DD} = 5\text{V}$ , DIN, CK, CE	—	1.0	—	V
Input Leakage Current	"H" Level	$I_{IH}$	— $V_{IN} = V_{DD}$ , $\bar{RST}$ , DIN, CK, CE	—	—	± 1.0	μA
	"L" Level	$I_{IL}$	— $V_{IN} = 0\text{V}$ , $\bar{RST}$ , DIN, CK, CE	—	—	± 1.0	

CHARACTERISTIC	SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Output Voltage	1/4 Level	V <sub>1/4</sub>	— V <sub>DD</sub> = 5V, COM1-COM8	1/4 V <sub>DD</sub> — 0.3	1/4 V <sub>DD</sub>	1/4 V <sub>DD</sub> + 0.3	V
	1/3 Level	V <sub>1/3</sub>	— V <sub>DD</sub> = 5V, COM1-COM4, S <sub>0</sub> -S <sub>43</sub>	1/3 V <sub>DD</sub> — 0.3	1/3 V <sub>DD</sub>	1/3 V <sub>DD</sub> + 0.3	
	1/2 Level	V <sub>1/2</sub>	— V <sub>DD</sub> = 5V, S <sub>4</sub> -S <sub>43</sub>	1/2 V <sub>DD</sub> — 0.3	1/2 V <sub>DD</sub>	1/2 V <sub>DD</sub> + 0.3	
	2/3 Level	V <sub>2/3</sub>	— V <sub>DD</sub> = 5V, COM1-COM4, S <sub>0</sub> -S <sub>43</sub>	2/3 V <sub>DD</sub> — 0.3	2/3 V <sub>DD</sub>	2/3 V <sub>DD</sub> + 0.3	
	3/4 Level	V <sub>3/4</sub>	— V <sub>DD</sub> = 5V, COM1-COM8	3/4 V <sub>DD</sub> — 0.3	3/4 V <sub>DD</sub>	3/4 V <sub>DD</sub> + 0.3	
Output Current	"H" Level	I <sub>OH</sub>	— V <sub>DD</sub> = 5V, V <sub>OH</sub> = 4.5V, KT <sub>0</sub> -KT <sub>7</sub> , COM1-COM8, S <sub>0</sub> -S <sub>43</sub> , OT <sub>0</sub> -OT <sub>3</sub>	— 0.5	— 3.0	—	mA
	"L" Level	I <sub>OL</sub>	— V <sub>DD</sub> = 5V, V <sub>OL</sub> = 0.5V, KT <sub>0</sub> -KT <sub>7</sub> , COM1-COM8, S <sub>0</sub> -S <sub>43</sub> , OT <sub>0</sub> -OT <sub>3</sub> , DOUT	0.5	3.0	—	
Off Leakage Current	I <sub>LO</sub>	—	V <sub>OUT</sub> = 5.5V, DOUT	—	—	± 1.0	μA
Pull-down Resistance	R <sub>IN</sub>	—	KT <sub>0</sub> -KT <sub>7</sub>	75	150	300	kΩ
Oscillation Frequency	f <sub>osc</sub>	—	—	—	5	20	kHz




## EXAMPLE FOR APPLICATION CIRCUIT



## OUTLINE DRAWING

QFP64-P-1414-0.80A

Unit : mm






Weight : 1.10g (Typ.)

## OUTLINE DRAWING

QFP64-P-1212-0.65

Unit : mm



Weight : 0.45g (Typ.)