

CDMA/FM TRANSMIT AGC AMPLIFIER


**RF2609** 

Typical Applications

- CDMA/FM Cellular Systems
- Supports Dual-Mode AMPS/CDMA
- Supports Dual-Mode TACS/CDMA
- General Purpose Linear IF Amplifier
- Portable Battery Powered Equipment
- Commercial and Consumer Systems

#### **Product Description**

The RF2609 is a complete AGC amplifier designed for the transmit section of dual-mode CDMA/FM cellular applications. It is designed to amplify IF signals while providing more than 84dB of gain control range. Noise Figure, IP3, and other specifications are designed to be compatible with the IS-95 Interim Standard for CDMA cellular communications. This circuit is designed as part of the RFMD CDMA Chip Set, consisting of this Transmit IF AGC Amp, a Transmit Upconverter, a Receive LNA/Mixer, and a Receive IF AGC Amp. The IC is manufactured on an advanced high frequency Silicon Bipolar process and is packaged in a standard miniature 16-lead plastic SSOP package.



Optimum Technology Matching® Applied GaAs HBT Si BJT GaAs MESFET Si Bi-CMOS SiGe HBT Si CMOS CDMA+ 1 GAIN 16 GC CONTROL CDMA- 2 15 VCC 14 VCC GND 3 13 VCC GND 4 12 GND GND 5 11 GND GND 6 10 OUT+ NC 8 9 OUT-

Functional Block Diagram

Package Style: SSOP-16

#### Features


- Supports Dual Mode Operation
- -48dB to +42dB Gain Control Range
- IS-95 CDMA Compatible
- Monolithic Construction
- 12MHz to 175MHz Operation
- Miniature Surface Mount Package

Ordering Information RF2609 CDMA/FM Transmit AGC Amplifier RF2609 PCBA Fully Assembled Evaluation Board

RF Micro Devices, Inc. 7625 Thorndike Road Greensboro, NC 27409, USA Tel (336) 664 1233 Fax (336) 664 0454 http://www.rfmd.com

#### **Absolute Maximum Ratings**

•					
Parameter	Rating	Unit			
Supply Voltage	-0.5 to +7.0	V <sub>DC</sub>			
Control Voltage	-0.5 to +5.0	V			
Input Power Levels	+10	dBm			
Operating Ambient Temperature	-40 to +85	°C			
Storage Temperature	-40 to +150	°C			





RF Micro Devices believes the furnished information is correct and accurate at the time of this printing. However, RF Micro Devices reserves the right to make changes to its products without notice. RF Micro Devices does not assume responsibility for the use of the described product(s).

Parameter	Specification	Unit	Condition			
Faiaillelei	Min. Typ. Ma		Max.	Unit	Condition	
Overall					T=25°C, 130MHz, V <sub>CC</sub> =3.6V, Z <sub>S</sub> =1kΩ, Z <sub>L</sub> =1kΩ, 1kΩ External Output Terminating	
					Resistor (Effective $Z_L = 500 \Omega$ ) (See Application Example)	
Frequency Range		12 to 175		MHz		
Maximum Gain	+39	+42		dB	V <sub>GC</sub> =2.76V	
Minimum Gain		-48	-45	dB	V <sub>GC</sub> =0.2V	
Gain Slope		47		dB/V	Measured in 0.5V increments	
Gain Control Voltage Range		0 to 3		V <sub>DC</sub>		
Gain Control Input Impedance Noise Figure		30 10		kΩ dB	At maximum gain and 130MHz	
Input IP3	-26	-25		dBm	At +10 gain and referenced to $1 k\Omega$	
Input Impedance		1		kΩ	Differential	
Stability (Max VSWR)	10:1				Spurious<-70dBm	
Power Supply			2	6		
Voltage Current Consumption		3.3 to 3.6	25	mA	Maximum gain	
Current Consumption		23 22	23	mA	Minimum gain	
	20000	Produ				
A upor	200					

Pin	Function	Description	Interface Schematic
1	CDMA+	CDMA Balanced Input Pin. This pin is internally DC biased and should be DC blocked if connected to a device with a DC level, other than $V_{CC}$ ,	V <sub>cc</sub>
		present. A DC to connection to $V_{CC}$ is acceptable. For single-ended	
		input operation, one pin is used as an input and the other CDMA input is AC coupled to ground. The balanced input impedance is $1 k\Omega$ , while the single-ended input impedance is $500 \Omega$ .	CDMA+ 0→ ↓ → 0 CDMA- ↓ → 0 CDMA-
2	CDMA-	Same as pin 2, except complementary input.	See pin 1 schematic.
3	GND	Ground connection. Keep traces physically short and connect immedi- ately to ground plane for best performance.	
4	GND	Same as pin 3.	6
5	GND	Same as pin 3.	
6	GND	Same as pin 3.	
7	GND	Same as pin 3.	
8	NC	No Connection pin. This pin is internally biased and should not be con-	
U		nected to any external circuitry, including ground or $V_{CC}$ .	
9	OUT-	Balanced Output pin. This is an open-collector output, designed to operate into a $500\Omega$ balanced load. The load sets the operating impedance, but an external choke or matching inductor to V <sub>CC</sub> must also be supplied in order to correctly bias this output. This bias inductor is typi-	
		supplied in order to correctly blas this output. This blas inductor is typically incorporated in the matching network between the output and next stage. Because this pin is biased to $V_{CC}$ , a DC blocking capacitor must be used if the next stage's input has a DC path to ground.	
10	OUT+	Same as pin 9, except complementary output.	See pin 9 schematic.
11	GND	Same as pin 3.	
12	GND	Same as pin 3.	
13	VCC	Supply Voltage pin. External bypassing is required. The trace length between the pin and the bypass capacitors should be minimized. The ground side of the bypass capacitors should connect immediately to ground plane. Pins 13, 14, and 15 may share one bypass capacitor if trace lengths are kept minimal.	
14	VCC	Same as pin 13.	
15	VCC	Same as pin 13.	
16	GC	Analog gain adjustment for all amplifiers. Valid control ranges are from 0V to 3.0V. Maximum gain is selected with 3.0V. Minimum gain is selected with 0V. These voltages are valid only for a $3.3k\Omega$ DC source impedance.	23.5 kΩ 23.5 kΩ 23.5 kΩ 23.5 kΩ
2	Jee	S	

### **Application Schematic**







Evaluation Board Schematic (Download <u>Bill of Materials</u> from www.rfmd.com.)

10

### **Evaluation Board Layout**





RF2609 IIP3 vs. Gain (Vcc=3.3 V, 130 MHz)



10