## DESCRIPTION

The AM6012 12-bit multiplying Digital-to-Analog converter provides high-speed and 0.025\% differential nonlinearity over its full commercial temperature range.

The D/A converter uses a 3-bit segment generator for the MSBs in conjunction with a 9-bit R-2R diffused resistor ladder to provide 12-bit resolution without costly trimming processes. This technique guarantees a very uniform step size (up to $\pm$ LSB from the ideal), monotonicity to 12 bits and integral nonlinearity to $0.05 \%$ at its differential current outputs.
The dual complementary outputs of the AM6012 increase its versatility, and effectively double the peak-to-peak output swing. Digital inputs, in addition, can be configured to accept all popular logic families.

While the device requires a reference input of 1 mA for a 4 mA full-scale current, operation is nearly independent of power supply voltage shifts. The power supply rejection ratio is $\pm 0.001 \% \mathrm{FS} / \% \Delta \mathrm{~V}$. The devices will work from $+5,-12 \mathrm{~V}$ to $\pm 18 \mathrm{~V}$ rails, with as low as 230 mW power consumption typical.

## FEATURES

- 12-bit resolution
- Accurate to within $\pm 0.05 \%$
- Monotonic over temperature
- Fast settling time, 250ns typical
- Trimless design for low cost
- Differential current outputs
- High-speed multiplying capability
- Full-scale current, 4 mA (with 1 mA reference)
- High output compliance voltage, -5 to +10 V
- Low power consumption, 230 mW


## PIN CONFIGURATION

## D1 and F Packages



NOTE:

1. Available in large SO (SOL) package only.

## APPLICATIONS

- CRT displays, computer graphics
- Robotics and machine tools
- Automatic test equipment
- Programmable power supplies
- CAD/CAM systems
- Data acquisition and control systems
- Analog-to-digital converter systems

ORDERING INFORMATION

| DESCRIPTION | TEMPERATURE RANGE | ORDER CODE | DWG \# |
| :--- | :---: | :---: | :---: |
| 20-Pin Ceramic Dual In-Line Package (CERDIP) | 0 to $+70^{\circ} \mathrm{C}$ | AM6012F | 0584 B |
| 20-Pin Plastic Small Outline Large (SOL) Package | 0 to $+70^{\circ} \mathrm{C}$ | AM6012D | 0172 D |

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| SYMBOL | PARAMETER | RATING | UNIT |
| :--- | :--- | :---: | :---: |
| $T_{A}$ | Operating temperature <br> AM6012F | 0 to +70 |  |
| $T_{\text {STG }}$ | Storage temperature range | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {SOLD }}$ | Lead soldering temperature 10 sec max | 300 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{S}}$ | Power supply voltage | $\pm 18$ | ${ }^{\circ} \mathrm{C}$ |
|  | Logic inputs | -5 V to +18 | V |
|  | Voltage across current outputs | -8 V to +12 | V |
| $\mathrm{~V}_{\text {REF }}$ | Reference inputs $\mathrm{V}_{14}, \mathrm{~V}_{15}$ | V - to $\mathrm{V}+$ | V |
| $\mathrm{V}_{\text {REF }}$ | Reference input differential voltage $\left(\mathrm{V}_{14}\right.$ to $\left.\mathrm{V}_{15}\right)$ | $\pm 18$ |  |
| $\mathrm{I}_{\text {REF }}$ | Reference input current $\left(\mathrm{l}_{14}\right)$ | 1.25 | V |
| $\mathrm{P}_{\mathrm{D}}$ | Maximum power dissipation, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C},(\text { still-air })^{1}$ | mA |  |
|  | F package | 1560 | mW |

## NOTES:

1. Derate above $25^{\circ} \mathrm{C}$, at the following rate:

F package at $12.5 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$
D package at $11.1 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$

## DC ELECTRICAL CHARACTERISTICS

$\mathrm{V}+=+15 \mathrm{~V}$, $\mathrm{V}-=-15 \mathrm{~V}, \mathrm{I}_{\mathrm{REF}}=1.0 \mathrm{~mA}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER |  | TEST CONDITIONS |  | LIMITS |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
|  | Resolution |  |  |  | 12 |  |  | Bits |
|  | Monotonicity |  |  | 12 |  |  | Bits |
| DNL | Differential nonlinearity |  | Deviation from ideal step size |  |  | $\pm 0.025$ | \%FS |
|  |  |  | 12 |  |  | Bits |  |
| NL | Nonlinearity |  |  | Deviation from ideal straight line |  |  | $\pm .05$ | \%FS |
| $I_{\text {FS }}$ | Full-scale current |  | $\begin{gathered} \mathrm{V}_{\mathrm{REF}}=10.000 \mathrm{~V} \\ \mathrm{R}_{14}-\mathrm{R}_{15}=10.000 \mathrm{k} \Omega \\ \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ \hline \end{gathered}$ | 3.935 | 3.999 | 4.063 | mA |
| $\mathrm{TCI}_{\text {FS }}$ | Full-scale tempco |  |  |  | $\pm 10$ | $\pm 40$ | ppm $/{ }^{\circ} \mathrm{C}$ |
|  |  |  |  |  | $\pm 0.001$ | $\pm 0.004$ | \%FS/ ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{\mathrm{OC}}$ | Output voltage compliance |  | DNL Specification guaranteed over compliance range $R_{\text {OUT }}>10 \mathrm{M} \Omega$ typ. | -5 |  | +10 | V |
| $\mathrm{I}_{\text {FSS }}$ | Symmetry |  | $\mathrm{IFS}^{-1 / \mathrm{FS}}$ |  | $\pm 0.4$ | $\pm 2.0$ | $\mu \mathrm{A}$ |
| Izs | Zero-scale current |  |  |  |  | 0.10 | $\mu \mathrm{A}$ |
| $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \end{aligned}$ | $\begin{aligned} & \hline \text { Logic } \\ & \text { input } \\ & \text { levels } \end{aligned}$ | Logic "0" |  |  |  | 0.8 | V |
|  |  | Logic "1" |  | 2.0 |  |  |  |
| $\mathrm{I}_{\text {IN }}$ | Logic input current |  | $\mathrm{V}_{\text {IN }}=-5$ to +18 V |  |  | 40 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IS }}$ | Logic input swing |  | V -=-15V | -5 |  | +18 | V |
| $\mathrm{I}_{\text {REF }}$ | Reference current range |  |  | 0.2 | 1.0 | 1.1 | mA |
| $\mathrm{I}_{15}$ | Reference bias current |  |  | 0 | -0.5 | -2.0 | $\mu \mathrm{A}$ |
| dl/dt | Reference input slew rate |  | $\begin{gathered} \mathrm{R}_{14(\mathrm{eq})}=800 \Omega \\ \mathrm{C}_{\mathrm{C}}=0 \mathrm{pF} \end{gathered}$ | 4.0 | 8.0 |  | $\mathrm{mA} / \mathrm{\mu s}$ |
| $\mathrm{PSSI}_{\text {FS+ }}$ | Power supply sensitivity |  | $\mathrm{V}+=+13.5 \mathrm{~V}$ to $+16.5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$ |  | $\pm 0.0005$ | $\pm 0.001$ | \%FS/\% |
| $\mathrm{PSSI}_{\text {FS }}$ |  |  | $\mathrm{V}-=-13.5 \mathrm{~V}$ to -16.5V, $\mathrm{V}+=+15 \mathrm{~V}$ |  | $\pm 0.00025$ | $\pm 0.001$ |  |
| V+ | Power supply range |  | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$ | 4.5 |  | 18 | V |
| V- |  |  | -18 |  | -10.8 |  |
| I+ | Power supply current |  |  | $\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$ |  | 5.7 | 8.5 | mA |
| I- |  |  |  |  | -13.7 | -18.0 |  |  |
| I+ |  |  | $\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$ |  | 5.7 | 8.5 |  |  |
| 1- |  |  |  | -13.7 | -18.0 |  |  |
| $\mathrm{P}_{\mathrm{D}}$ | Power dissipation |  |  | $\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$ |  | 234 | 312 | mW |
|  |  |  | $\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}$ |  | 291 | 397 |  |  |

## AC ELECTRICAL CHARACTERISTICS

$\mathrm{V}+=+15 \mathrm{~V}, \mathrm{~V}-=-15 \mathrm{~V}, \mathrm{I}_{\mathrm{REF}}=1.0 \mathrm{~mA}, 0^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq 70^{\circ} \mathrm{C}$

| SYMBOL | PARAMETER | TEST CONDITIONS | LIMITS |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| ts | Settling time | To $\pm 1 / 2 \mathrm{LSB}$, all bits ON or OFF, $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 250 | 500 | ns |
| $t_{\text {PLH }}$ $\mathrm{t}_{\mathrm{PH}}$ | Propagation delay-all bits | 50\% to 50\% |  | 25 | 50 | ns |
| $\mathrm{C}_{\text {OUT }}$ | Output capacitance |  |  | 20 |  | pF |

## CIRCUIT DESCRIPTION

The AM6012 is a 12-bit DAC which uses diffused resistors and requires no trimming to guarantee monotonicity over the temperature range. A segmented DAC design guarantees a more uniform step size over the temperature range than is normally available with trimmed 12-bit converters. The converter features differential high compliance current outputs, wide supply range, and a multiplying reference input.
In many converter applications, uniform step size is more important than conformance to an ideal straight line. Many 12-bit converters are used for high resolution rather than high linearity, since few transducers are more linear than $\pm 0.1 \%$. All classic binarily weighted converters require $\pm 1 / 2$ LSB ( $\pm 0.012 \%$ ) linearity in order to guarantee monotonicity, which requires very tight resistor matching and tracking. The AM6012 uses conventional bipolar processing to achieve high differential linearity and monotonicity without requiring correspondingly high linearity, or conformance to an ideal straight line.

One design approach which provides monotonicity without requiring high linearity is the MOS switch-resistor string. This circuit is actually a full complement to a current-switched R-2R DAC since it is slower, has a voltage output, and, if implemented at the 12 -bit level, would use 4096 low tolerance resistors rather than a minimum number of high tolerance resistors as in the R-2R network. Its lack of speed and density for 12 bits are its drawbacks.
With the segmented DAC approach, the 4096 required output levels are composed of 8 groups of 512 steps each. Each step group is generated by a 9-bit DAC, and each of the segment slopes is determined by one of 8 equal current sources. The resistors which determine monotonicity are in the 9-bit DAC. The major carry of the 9 -bit DAC is repeated in each of the 8 segments, and requires eight times lower initial resistor accuracy and tracking to maintain a given differential nonlinearity over temperature.

The operation of the segmented DAC may be visualized by assuming an input code of all zeroes. The first segment current $\mathrm{I}_{\mathrm{O}}$ is divided into 512 levels by the 9-bit multiplying DAC and fed to the output, lout. As the input code increases, a new segment current is selected for each 512 counts. The previous segment is fed to output lout where the new step group is added to it, thus ensuring monotonicity independent of segment resistor values. All higher order segments feed lout.

With the segmented DAC approach, the precision of the 8 main resistors determines linearity only. The influence of each of these resistors on linearity is four times lower than that of the MSB resistor in an R-2R DAC. Hence, assuming the same resistor tolerances for both, the linearity of the segmented approach would actually be higher than that of an R-2R design.

The step generator or 9-bit DAC is composed of a master and a slave ladder. The slave ladder generates the four least significant bits from the remainder of the master ladder by active current
splitting utilizing scaled emitters. This saves ladder resistors and greatly reduces the range of emitter scaling required in the 9-bit DAC. All current switches in the step generator are high-speed fully-differential switches which are capable of switching low currents at high speed. This allows the use of a binary scaled network all the way to the least significant bit which saves power and simplifies the circuitry.

Diffused resistors have advantages over thin film resistors beyond simple economy and bipolar process compatibility. The resistors are fabricated in single crystal rather than amorphous material which gives them better long term stability and tracking and much higher moisture resistance. They are diffused at $1000^{\circ} \mathrm{C}$ and so are resistant to changes in value due to thermal and chemical causes. Also, no burn-in is required for stability. The contact resistance between aluminum and silicon is more predictable than between aluminum and an amorphous thin film, and no sandwich metals are required to enhance or protect the contact or limit alloying. The initial match between two diffused resistors is similar to that of thin film since both are defined by photomasks and chemical etching. Since the resistors are not trimmed or altered after fabrication, their tracking and long-term characteristics are not degraded.

## DIFFERENTIAL VS INTEGRAL NONLINEARITY

Integral nonlinearity, for the purposes of the discussion, refers to the "straightness" of the line drawn through the individual response points of a data converter. Differential nonlinearity, on the other hand, refers to the deviation of the spacing of the adjacent points from a 1 LSB ideal spacing. Both may be expressed as either a percentage of full-scale output or as fractional LSBs or both. The graphs in Figure 1 define the manner in which these parameters are specified. The left graph shows a portion of the transfer curve of a DAC with 1/2LSB INL and the (implied) DNL spec of 1 LSB. Below this is a graphic representation of the way this would appear on a CRT screen where the AM6012 is used as a display driver. On the right is a portion of the transfer curve of a DAC specified for $1 / 2 L S B$ INL with LSB DNL specified and the graphic display below it.

One of the characteristics of an R-2R DAC in standard form is that any transition which causes a zero LSB change (i.e., the same output for two different codes) will exhibit the same output each time that transition occurs. The same holds true for transitions causing a 2 LSB change. These two problem transitions are allowable for the standard definition of monotonicity and also allow the device to be specified very tightly for INL. The major problem arising from this error type is in A/D converter implementations. Inputs producing the same output are now represented by ambiguous output codes for an identical input. Also, two LSB gaps can cause large errors at those input levels (assuming 1/2LSB quantizing levels). It can be seen from the two figures that the DNL-specified D/A converter will yield much finer grained data than the INL-specified part, thus improving the ability of the $A / D$ to resolve changes in the analog input.

## DIFFERENTIAL LINEARITY COMPARISON



Figure 1. Differential Linearity Comparison

## ANALOG OUTPUT CURRENTS

Both true and complemented output sink currents are provided where $\mathrm{I}_{\mathrm{O}}+\mathrm{I}_{\mathrm{O}}=\mathrm{I}_{\mathrm{FR}}$. Current appears at the "true" output when a " 1 " is applied to each logic input. As the binary count increases, the sink current at Pin 18 increases proportionally, in the fashion of a "positive logic" D/A converter. When a " 0 " is applied to any input bit, that current is turned off at Pin 18 and turned on at Pin 19. A decreasing logic count increases $\mathrm{l}_{\mathrm{O}}$ as in a negative or inverted logic D/A converter. Both outputs may be used simultaneously. If one of the outputs is not required, it must still be connected to ground or to a point capable of sourcing $I_{\text {FR }}$; do not leave an unused output pin open.
Both outputs have an extremely wide voltage compliance enabling fast direct current-to-voltage conversion through a resistor tied to ground or other voltage source. Positive compliance is 25 V above Vand is independent of the positive supply. Negative compliance is +10 V above V -.

The dual outputs enable double the usual peak-to-peak load swing when driving loads in quasi-differential fashion. This feature is especially useful in cable driving, CRT deflection and in other balanced applications such as driving center-tapped coils and transformers.

## POWER SUPPLIES

The AM6012 operates over a wide range of power supply voltages from a total supply of 20 V to 36 V . When operating with V - supplies of -10 V or less, $\mathrm{I}_{\mathrm{REF}} \leq 1 \mathrm{~mA}$ is recommended. Low reference current operation decreases power consumption and increases negative
compliance, reference amplifier negative common-mode range, negative logic input range, and negative logic threshold range; consult the various figures for guidance. For example, operation at -9 V with $\mathrm{I}_{\mathrm{REF}}=1 \mathrm{~mA}$ is not recommended because negative output compliance would be reduced to near zero. Operation from lower supplies is possible, however at least 8 V total must be applied to insure turn-on of the internal bias network.

Symmetrical supplies are not required, as the AM6012 is quite insensitive to variations in supply voltage. Battery operation is feasible as no ground connection is required; however, an artificial ground may be used to insure logic swings, etc., remain between acceptable limits.

## TEMPERATURE PERFORMANCE

The nonlinearity and monotonicity specifications of the AM6012 are guaranteed to apply over the entire rated operating temperature range. Full-scale output current drift is tight, typically $\pm 10 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$, with zero-scale output current and drift essentially negligible compared to $1 / 2$ LSB.

The temperature coefficient of the reference resistor $\mathrm{R}_{14}$ should match and track that of the output resistor for minimum overall full-scale drift.

## SETTLING TIME

The AM6012 is capable of extremely fast settling times, typically 250 ns at $\mathrm{I}_{\mathrm{REF}}=1.0 \mathrm{~mA}$. Judicious circuit design and careful board layout must be employed to obtain full performance potential during
testing and application. The logic switch design enables propagation delays of only 25 ns for each of the 12 bits. Settling time to within LSB of the LSB is therefore 25ns, with each progressively larger bit taking successively longer. The MSB settles in 250ns, thus determining the overall settling time of 250ns. Settling to 10-bit accuracy requires about 90 to 130ns. The output capacitance of the AM6012 including the package is approximately 20 pF ; therefore, the output RC time constant dominates settling time if $R_{L}>500 \Omega$.

Settling time and propagation delay are relatively insensitive to logic input amplitude and rise and fall times, due to the high gain of the logic switches. Settling time also remains essentially constant for $I_{\text {REF }}$ values down to 0.5 mA , with gradual increases for lower $I_{\text {REF }}$ values lies in the ability to attain a given output level with lower load resistors, thus reducing the output RC time constant.

Measurement of settling time requires the ability to accurately resolve $\pm 2 \mu \mathrm{~A}$, therefore a $2.5 \mathrm{k} \Omega$ load is needed to provide adequate drive for most oscilloscopes. At l REF values of less than 0.5 mA , excessive RC damping of the output is difficult to prevent while maintaining adequate sensitivity. However, the major carry from 011111111111 to 100000000000 provides an accurate indicator of settling time. This code change does not require the normal 6.2 time constants to settle to within $\pm 0.1 \%$ of the final value, and thus settling times may be observed at lower values of $\mathrm{I}_{\text {REF }}$.

AM6012 switching transients or "glitches" are very low and may be further reduced by small capacitive loads at the output at a minor sacrifice in settling time.
Fastest operation can be obtained by using short leads, minimizing output capacitance and load resistor values, and by adequate bypassing at the supply, reference, and $\mathrm{V}_{\mathrm{LC}}$ terminals. Supplies do not require large electrolytic bypass capacitors as the supply current drain is independent of input logic states; $0.1 \mu \mathrm{~F}$ capacitors at the supply pins provide full transient protection.

## APPLICATIONS INFORMATION

## Reference Amplifier Setup

The AM6012 is a multiplying D/A converter in which the output current is the product of a digital number and the input reference current. The reference current may be fixed or may vary from nearly zero to +1.0 mA . The full range output current is a linear function of the reference current and is given by:

$$
\mathrm{I}_{\mathrm{FR}}=\frac{4095}{4096} \times 4 \times\left(\mathrm{I}_{\mathrm{REF}}\right)=3.999 \mathrm{I}_{\mathrm{REF}}
$$

where $I_{\text {REF }}=I_{14}$
In positive reference applications, an external positive reference voltage forces current through $R_{14}$ into the $\mathrm{V}_{\mathrm{REF}(+)}$ terminal (Pin 14) of the reference amplifier. Alternatively, a negative reference may be applied to $\mathrm{V}_{\mathrm{REF}(-)}$ at Pin 15. Reference current flows from ground through $\mathrm{R}_{14}$ into $\mathrm{V}_{\mathrm{REF}(+)}$ as in the positive reference case. This negative reference connection has the advantage of a very high impedance presented at Pin 15. The voltage at Pin 14 is equal to and tracks the voltage at Pin 15 due to the high gain of the internal reference amplifier. $R_{15}$ (nominally equal to $R_{14}$ ) is used to cancel bias current errors (Figure 2a).

Bipolar references may be accommodated by offsetting $\mathrm{V}_{\text {REF }}$ or Pin 15. The negative common-mode range of the reference amplifier is given by: $\mathrm{V}_{\mathrm{CM}}=\mathrm{V}$ - plus $\left(\mathrm{I}_{\mathrm{REF}} \times 3 \mathrm{k} \Omega\right)$ plus 1.8 V . The positive common-mode range is $\mathrm{V}+$ less 1.23 V .

When a DC reference is used, a reference bypass capacitor is recommended. A 5.0V TTL logic supply is not recommended as a reference. If a regulated power supply is used as a reference, $\mathrm{R}_{14}$ should be split into two resistors with the junction bypassed to ground with a $0.1 \mu \mathrm{~F}$ capacitor.

For most applications, the tight relationship between $I_{\text {REF }}$ and $I_{F S}$ will eliminate the need for trimming $I_{\text {REF }}$. If required, full-scale trimming may be accomplished by adjusting the value of $R_{14}$, or by using a potentiometer for $\mathrm{R}_{14}$.

## MULTIPLYING OPERATION

The AM6012 provides excellent multiplying performance with an extremely linear relationship between $\mathrm{I}_{\text {FS }}$ and $\mathrm{I}_{\text {REF }}$ over a range of 1 mA to $1 \mu \mathrm{~A}$. Monotonic operation is maintained over a typical range of $I_{\text {REF }}$ from $100 \mu \mathrm{~A}$ to 1.0 mA .

## REFERENCE AMPLIFIER COMPENSATION FOR MULTIPLYING APPLICATIONS

reference applications will require the reference amplifier to be compensated using a capacitor from pin 16 to V -. The value of this capacitor depends on the impedance presented to Pin 14. For R14 values of $1.0,2.5$ and $5.0 \mathrm{k} \Omega$, minimum values of $\mathrm{C}_{\mathrm{C}}$ are 5,12 and $25 p F$. Larger values of $R 14$ require proportionately increased values of CC for proper phase margin (see Figure 2b).

For fastest response to a pulse, low values of $R_{14}$ enabling small $C_{C}$ values should be used. If Pin 14 is driven by a high impedance such as a transistor current source, none of the above values will suffice and the amplifier must be heavily compensated which will decrease overall bandwidth and slew rate. For $R_{14}=1 k \Omega$ and $C_{C}=5 p F$, the reference amplifier slews at $4 \mathrm{~mA} / \mathrm{ms}$ enabling a transition from $I_{\text {REF }}=0$ to $I_{\text {REF }}=1 \mathrm{~mA}$ in 250 ns .

Operation with pulse inputs to the reference amplifier may be accommodated by an alternate compensation scheme. This technique provides lowest full-scale transition times. An internal clamp allows quick recovery of the reference amplifier from a cutoff ( $\mathrm{I}_{\mathrm{REF}}=0$ ) condition. Full-scale transition ( 0 to 1 mA ) occurs in 62.5 ns when the equivalent impedance at $\operatorname{Pin} 14$ is $800 \Omega$ and $C_{C}=0$. This yields a reference slew rate of $8 \mathrm{~mA} / \mu$ s which is relatively independent of $R_{I N}$ and $V_{I N}$ values.

## LOGIC INPUTS

The AM6012 design incorporates a unique logic input circuit which enables direct interface to all popular logic families and provides maximum noise immunity. This feature is made possible by the large input swing capability, $40 \mu \mathrm{~A}$ logic input current, and completely adjustable logic threshold voltage. For $\mathrm{V}-=-15 \mathrm{~V}$, the logic inputs may swing between -5 and +10 V . This enables direct interface with +15 V CMOS logic, even when the AM6012 is powered from a +5 V supply. Minimum input logic swing and minimum logic threshold voltage are given by:

V - plus $\left(\mathrm{I}_{\mathrm{REF}} \times 3 \mathrm{k} \Omega\right.$ ) plus 1.8 V .
The logic threshold may be adjusted over a wide range by placing an appropriate voltage at the logic threshold control pin (Pin 13,
$\mathrm{V}_{\mathrm{LC}}$ ). For TTL interface, simply ground Pin 13. When interfacing $E C L$, an $I_{R E F} \leq 1 m A$ is recommended. For general setup of the logic control circuit, it should be noted that Pin 13 will sink 1.1 mA typical. External circuitry should be designed to accommodate this current (Figure 3).
NOTES:

1. The compensation capacitor is a function of the impedance seen at the $+V_{R E F}$ input and must be at least $5 p F \times R_{14}(\mathrm{eq})$ in $k \Omega$. For $R_{14}<800 \Omega$ no capacitor is necessary.
2. For negative values of $V_{I N}, V_{R_{+}} / R_{14}$ must be greater than $-V_{I N}$ max / $R_{I N}$ so that the amplifier is not turned off.
3. For positive values of $\mathrm{V}_{I N}, \mathrm{~V}_{\mathrm{R}_{+}}$must be greater than $-\mathrm{V}_{I N}$ max so the amplifier is not turned off.
4. For pulsed operation, $V_{R_{+}}$provides a $D C$ offset and may be set to zero in some cases. The impedance at Pin 14 should be $800 \Omega$ or less.
5. For optimum settling time, decouple V - with $20 \Omega$ and bypass with $22 \mu \mathrm{~F}$ tantalum capacitor.
6. Reference current and reference resistor - there is a 1-to-4 scale factor between the reference current (IREF) and the full-scale output current (IFS). If $V_{\text {REF }}=+10 \mathrm{~V}$ and IFS $=4 \mathrm{~mA}$, the value of the $R_{14}$ is:

$$
R_{14}=\frac{4 \times 10 \mathrm{~V}}{4 \mathrm{~mA}}=10 \mathrm{k} \Omega \quad R_{14}=R_{15}
$$

a. Reference Amplifier Biasing

Minimum Size
Compensation Capacitor
( $\mathrm{IFS}^{2}=4 \mathrm{~mA}, \mathrm{I}_{\text {REF }}=1.0 \mathrm{~mA}$ )

| $\mathbf{R}_{\mathbf{1 4 ( E Q )}}(\mathbf{k} \Omega)$ | $\mathbf{C}_{\mathbf{C}}(\mathbf{p F})$ |
| :---: | :---: |
| 10 | 50 |
| 5 | 25 |
| 2 | 10 |
| 1 | 5 |
| .5 | 0 |

## NOTE:

A $0.01 \mu \mathrm{~F}$ capacitor is recommended for fixed reference operation.

b.

Figure 2.


NOTE:

1. Set the voltage ' $A$ ' to the desired logic input switching threshold.
2. Allowable range of logic threshold is typically -5 V to +13.5 V when operating the DAC on $\pm 15 \mathrm{~V}$ supplies.

Figure 3. Interfacing Circuits for ECL, CMOS, HTL Logic Inputs

## ACCOMMODATING BIPOLAR REFERENCE



BASIC NEGATIVE REFERENCE OPERATION


RECOMMENDED FULL-SCALE ADJUSTMENT CIRCUIT


## APPLICATION CIRCUITS



Figure 4. AM6012 Logic Inputs

## ADDITIONAL CODE MODIFICATIONS

1. Any of the offset binary codes may be complemented by reversing the output terminal pair.

## APPLICATION CIRCUITS



NOTES:

1. Full differential drive lowers power supply voltage
2. Eliminates inverting amplifiers and transformers.
3. Independent beam centering controls.

Figure 5. CRT Display Driver


Figure 6. 12-Bit High-Speed A/D Converter

## APPLICATION CIRCUITS


a. Interface With 8-Bit Microprocessor Bus

a. Timing Sequence

NOTE:
Data remains on inputs of DAC until updated by E2 pulse. Timing will depend on processor used.

Figure 7.

