

OKI Semiconductor

MSM532001B

262,144-Word x 8-Bit Mask ROM

2

DESCRIPTION

The OKI MSM532001B is a high-speed silicon gate CMOS Mask ROM with 262,144-word x 16-bit capacity. The MSM532001B operates on a single 5.0 V power supply and is TTL compatible. The chip's asynchronous I/O requires no external clock assuring easy operation. A power-down mode provides low power dissipation when the chip is not selected. The CE and OE pins are provided as control signals that permit three-stated output allowing easy memory expansion on a system bus. The MSM532001B is suited for use as large capacity fixed memory for microcomputers and data terminals.

FEATURES

- 256K x 8 bits
- Single 5.0 V power supply
- 120 ns access time (max.)
- Input/Output TTL compatible
- Three-state output
- Pin compatible OTP available
- Packages
 - 32-Pin plastic DIP
 - 32-Pin plastic SOP
 - 32-Pin plastic TSOP (type I-0814)

PIN CONFIGURATION

N.C.	1	32	V _{CC}
A16	2	31	N.C.
A15	3	30	A17
A12	4	29	A14
A7	5	28	A13
A6	6	27	A8
A5	7	26	A9
A4	8	25	A11
A3	9	24	OE
A2	10	23	A10
A1	11	22	CE
A0	12	21	D7
D0	13	20	D6
D1	14	19	D5
D2	15	18	D4
V _{SS}	16	17	D3


A11	1	32	OE
A9	2	31	A10
A8	3	30	CE
A13	4	29	D7
A14	5	28	D6
A17	6	27	D5
N.C.	7	26	D4
V _{CC}	8	25	D3
N.C.	9	24	V _{SS}
A16	10	23	D2
A15	11	22	D1
A12	12	21	D0
A7	13	20	A0
A8	14	19	A1
A5	15	18	A2
A4	16	17	A3

32-Pin DIP
32-Pin SOP

32-Pin TSOP

Pin Configuration

Pin Name	Function
A0 ~ A17	Address input
D0 ~ D7	Data output
CE	Chip enable
OE	Output enable
V _{CC} , V _{SS}	Power supply

BLOCK DIAGRAM

ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings [1]

Parameter	Symbol	Value	Unit
Power supply voltage V_{CC} relative to V_{SS}	V_{CC}	-0.3 ~ +7.0	V
Input voltage relative to V_{SS}	V_{IN}	-0.3 ~ $V_{CC} + 0.5$	V
Output voltage relative to V_{SS}	V_{OUT}	-0.3 ~ $V_{CC} + 0.5$	V
Power dissipation	P_D	1.0	W
Operating temperature	T_{OPR}	-0 ~ +70	°C
Storage temperature	T_{STG}	-55 ~ +150	°C

1. Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2

Recommended Operating Conditions ($V_{CC} = 5.0$ V, $T_a = 0$ to $+70$ °C)

Parameter	Symbol	Rated Value			Unit
		Min	Typ	Max	
Power supply voltage	V_{CC}	4.5	5.0	5.5	V
	V_{SS}	0	0	0	V
Input high voltage	V_{IH}	2.2	5.0	$V_{CC} + 0.5$	V
Input low voltage	V_{IL}	-0.3	0	0.8	V

Capacitance ($T_a = 25$ °C, $f = 1$ MHz)

Parameter	Symbol	Conditions	Rated Value			Unit
			Min	Typ	Max	
Input capacitance	C_I	$V_{IN} = 0$ V	-	-	10	pF
Output capacitance	C_O	$V_{OUT} = 0$ V	-	-	12	pF

DC Characteristics ($V_{CC} = 5.0$ V ±10%, $T_a = 0$ °C ~ +70 °C)

Parameter	Symbol	Condition	Rated Value			Unit
			Min	Typ	Max	
Output high voltage	V_{OH}	$I_{OH} = -400$ µA	2.4	-	-	V
Output low voltage	V_{OL}	$I_{OL} = 2.1$ mA	-	-	0.4	V
Input leakage current	I_{LI}	$V_{IN} = 0$ V, — V_{CC}	-10	-	10	µA
Output leakage current	I_{LO}	$V_{OUT} = 0$ V, — V_{CC} , CE = V_{IH} (MIN)	-10	-	10	µA
Average power supply current (Operating)	I_{CC}	CE = V_{IL} , OE = V_{IH} , $t_C = 120$ ns	-	-	30	mA
		CE = V_{IL} , OE = V_{IH} , $t_C = 1$ µs	-	-	20	mA
Power supply current (Standby)	I_{CCS}	OE = $V_{CC} - 0.2$ V	-	-	50	µA
		CE = V_{IH} (MIN)	-	-	500	µA

AC Characteristics Read Cycle ($V_{CC} = 5.0 \text{ V} \pm 10\%$, $C_L = 100 \text{ pF} + 1 \text{ TTL}$, $T_a = 0^\circ\text{C} - +70^\circ\text{C}$)^[1]

Parameter	Symbol	Conditions	Rated Value			Unit
			Min	Typ	Max	
Address access time	t_{ACC}		-	-	120	ns
CE access time	t_{CE}		-	-	120	ns
OE access time	t_{OE}		-	-	60	ns
CE output disable time [2]	t_{CHZ}		0	-	50	ns
OE output disable time [2]	t_{OHZ}		0	-	40	ns
Output hold time	t_{OH}		0	-	-	ns

1. Input signal level: $V_{IH} = 2.4 \text{ V}$, $V_{IL} = 0.6 \text{ V}$. AC measurements assume $t_r = t_f = 5 \text{ ns}$. Timing reference level: $V_{IN} = 1.5 \text{ V}$, $V_{OUT} = 0.8 \text{ V} \& 2.0 \text{ V}$.
2. t_{CHZ} and t_{OHZ} define the time at which the output achieves an open circuit condition and are not referenced to output voltage levels.




Figure 1. Read Cycle 1




Figure 2. Read Cycle 2