

# PHOTOCOUPLED

T-41-85

## 6N138, 6N139 GaAlAs INFRARED + PHOTO-IC

The 6N138 and 6N139 consist of a GaAlAs Infrared emitting diode coupled with a split-Darlington output configuration. A high-speed GaAlAs infrared manufactured with a unique LPE junction, has the virtue of fast rise and fall time at low drive current.

### APPLICATIONS

- CURRENT LOOP DRIVER
- LOW INPUT CURRENT LINE RECEIVER
- CMOS LOGIC INTERFACE

### FEATURES

- Isolation voltage: 2500Vrms (Min.)
- Current transfer ratio: 6N138 - 300% Min. ( $I_F = 1.6\text{mA}$ )  
6N139 - 400% Min. ( $I_F = 0.5\text{mA}$ )
- Switching time: 6N138 -  $t_{PHL} = 10\mu\text{s}$  Max.  
-  $t_{PLH} = 35\mu\text{s}$  Max.  
6N139 -  $t_{PHL} = 1\mu\text{s}$  Max.  
-  $t_{PLH} = 7\mu\text{s}$  Max.

### MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Forward Current (Note 1)	$I_F$	20	mA
Pulse Forward Current	$I_{FP}^*$	40	mA
A Total Pulse Forward Current	$I_{FP}^{**}$	1	A
Reverse Voltage	$V_R$	5	V
Diode Power Dissipation (Note 2)	$P_D$	35	mW
Output Current (Note 3)	$I_O$	60	mA
Emitter-Base Reverse Voltage	$V_{EB}$	0.5	V
B Supply Voltage	$V_{CC}^*$	-0.5 ~ 18	V
Output Voltage	$V_O^*$	-0.5 ~ 18	V
Output Power Dissipation (Note 4)	$P_O$	100	mW
Operating Temperature Range	$T_{opr}$	- 0 ~ 70	°C
Storage Temperature Range	$T_{stg}$	-55 ~ 125	°C
Lead Solder Temperature (10 sec.) *4	$T_{sold}$	260	°C
Isolation Voltage (1 min., RH ≤ 60%)	$BVS^{**}$	2500 3540	Vrms Vdc

\* JEDEC Registered Data.

\*\* Not Registered JEDEC.


\*1: 50% duty cycle, 1ms pulse width.

\*2: Pulse width 1μs, 300pps.

\*3: 6N138 ... -0.5 to 7V.


\*4: 1.6mm below seating plane.

A - LED B - DETECTOR




SYMBOL	INCHES	MM
A	0.252	6.4
B	0.300	7.62 ± 0.25
C	0.010 <sup>+0.004</sup> <sub>-0.024</sub>	0.25 <sup>+0.10</sup> <sub>-0.06</sub>
D	0.309 ~ 0.346	7.85 ~ 8.80
E	0.380 ± 0.010	9.66 ± 0.25
F	0.031	0.8
G	0.144	3.65
H	0.100 MIN	2.5 MIN
I	0.047	1.2
J	0.020	0.5
K	0.100 ± 0.010	2.54 ± 0.25

PIN CONFIGURATION (TOP VIEW)



SCHEMATIC



# PHOTOCOUPLED

**OPTO-ELECTRICAL CHARACTERISTICS OVER RECOMMENDED  
TEMPERATURE (Ta = 0°C~70°C Unless otherwise noted)**


T-41-85

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN.	TYP.*	MAX.	UNIT		
Current Transfer Ratio (Note 5, 6)	6N139 6N138	CTR*	I <sub>F</sub> =0.5mA, V <sub>O</sub> =0.4V V <sub>CC</sub> =4.5V	400	800	—	%	
			I <sub>F</sub> =1.6mA, V <sub>O</sub> =0.4V V <sub>CC</sub> =4.5V	500	900	—		
			I <sub>F</sub> =1.6mA, V <sub>O</sub> =0.4V V <sub>CC</sub> =4.5V	300	600	—		
Logic Low Output Voltage (Note 6)	6N139	V <sub>OL</sub>	I <sub>F</sub> =1.6mA, I <sub>O</sub> =6.4mA, V <sub>CC</sub> =4.5V	—	0.1	0.4	V	
			I <sub>F</sub> =5mA, I <sub>O</sub> =15mA, V <sub>CC</sub> =4.5V	—	0.1	0.4		
	6N138		I <sub>F</sub> =12mA, I <sub>O</sub> =24mA, V <sub>CC</sub> =4.5V	—	0.2	0.4		
			I <sub>F</sub> =1.6mA, I <sub>O</sub> =4.8mA, V <sub>CC</sub> =4.5V	—	0.1	0.4		
Logic High Output Current (Note 6)	6N139	I <sub>OH</sub> *	I <sub>F</sub> =0mA, V <sub>O</sub> =V <sub>CC</sub> =18V	—	0.05	100	μA	
	6N138	I <sub>OH</sub> *	I <sub>F</sub> =0mA, V <sub>O</sub> =V <sub>CC</sub> =7V	—	0.05	250		
Logic Low Supply Current (Note 6)	I <sub>CCL</sub>	I <sub>F</sub> =1.6mA, V <sub>O</sub> =Open, V <sub>CC</sub> =5V	—	0.2	—	mA		
Logic High Supply Current (Note 6)	I <sub>COH</sub>	I <sub>F</sub> =0mA, V <sub>O</sub> =Open, V <sub>CC</sub> =5V	—	10	—	nA		
Input Forward Voltage	V <sub>F</sub> *	I <sub>F</sub> =1.6mA, Ta=25°C	—	1.65	1.7	V		
Input Reverse Breakdown Voltage	BV <sub>BR</sub> *	I <sub>R</sub> =10μA, Ta=25°C	5	—	—	V		
Temperature Coefficient of Forward Voltage	$\frac{\Delta V_F}{\Delta T_a}$	I <sub>F</sub> =1.6mA	—	-1.9	—	mV/°C		
Input Capacitance	C <sub>IN</sub>	f=1MHz, V <sub>F</sub> =0	—	60	—	pF		
Input-Output Isolation Leakage Current	I <sub>IO</sub> *	45% Relative Humidity, t=5s, V <sub>IO</sub> =3000Vdc Ta=25°C	(Note 7)	—	—	1.0	μA	
Resistance (Input-Output)	R <sub>IO</sub>	V <sub>IO</sub> =500Vdc	(Note 7)	10 <sup>12</sup>	—	Ω		
Capacitance (Input-Output)	C <sub>IO</sub>	f=1MHz	(Note 7)	0.6	—	pF		

\*\* JEDEC Registered Data.

\* All typicals at Ta=25°C and V<sub>CC</sub>=5V, Unless otherwise noted..

TEST CIRCUIT 1.



**PHOTOCOUPLED**

T-41-85

**SWITCHING CHARACTERISTICS (Ta = 25°C, VCC = 5V,  
Unless otherwise noted)**

CHARACTERISTIC	SYMBOL	TEST CIRCUIT	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Propagation Delay Time to Logic Low at Output (Note 6, 8)	6N139 6N138	tpHL*	I <sub>F</sub> =0.5mA, R <sub>L</sub> =4.7kΩ	—	5	25.0	μs
			I <sub>F</sub> =12mA, R <sub>L</sub> =270Ω	—	0.2	1	μs
			I <sub>F</sub> =1.6mA, R <sub>L</sub> =2.2kΩ	—	1	10	μs
Propagation Delay Time to Logic High at Output (Note 6, 8)	6N139 6N138	tpLH*	I <sub>F</sub> =0.5mA, R <sub>L</sub> =4.7kΩ	—	5	60	μs
			I <sub>F</sub> =12mA, R <sub>L</sub> =270Ω	—	1	7	μs
			I <sub>F</sub> =1.6mA, R <sub>L</sub> =2.2kΩ	—	4	35	μs
Common Mode Transient Immunity at Logic High Level Output (Note 9)	CM <sub>H</sub>	2	I <sub>F</sub> =0mA, R <sub>L</sub> =2.2kΩ V <sub>CM</sub> =400Vp-p	—	500	—	V/μs
Common Mode Transient Immunity at Logic Low Level Output (Note 9)	CM <sub>L</sub>	2	I <sub>F</sub> =1.6mA, R <sub>L</sub> =2.2kΩ V <sub>CM</sub> =400Vp-p	—	-500	—	V/μs

\* JEDEC Registered Data.

Note 1: Derate linearly above 50°C free-air temperature at a rate of 0.4mA/°C.

Note 2: Derate linearly above 50°C free-air temperature at a rate of 0.7mW/°C.

Note 3: Derate linearly above 25°C free-air temperature at a rate of 0.7mW/°C.

Note 4: Derate linearly above 25°C free-air temperature at a rate of 2.0mW/°C.

Note 5: DC CURRENT TRANSFER RATIO is defined as the ratio of output collector current, I<sub>O</sub>, to the forward LED input current, I<sub>F</sub>, times 100%.

Note 6: Pin 7 Open.

Note 7: Device considered a two-terminal device: Pins 1, 2, 3, and 4 shorted together and Pins 5, 6, 7 and 8 shorted together.

Note 8: Use of a resistor between pin 5 and 7 will decrease gain and delay time.

Note 9: Common mode transient immunity in Logic High level is the maximum tolerable (positive) dV<sub>CM</sub>/dt on the leading edge of the common mode pulse, V<sub>CM</sub>, to assure that the output will remain in a Logic High state (i.e., V<sub>O</sub>>2.0V). Common mode transient immunity in Logic Low level is the maximum tolerable (negative) dV<sub>CM</sub>/dt on the trailing edge of the common mode pulse signal, V<sub>CM</sub>, to assure that the output will remain in a Logic Low state (i.e., V<sub>O</sub><0.8V).

TEST CIRCUIT 2.

