


CMOS 8-bit Single Chip Microcomputer

Description

The CXP847P60 is a CMOS 8-bit single chip microcomputer integrating on a single chip an A/D converter, serial interface, timer/counter, time base timer, capture timer/counter, FRC capture unit, high-precision timing pattern generation circuit, PWM output, and the like besides the basic configurations of 8-bit CPU, PROM, RAM, and I/O ports.

The CXP847P60 also provides the sleep/stop functions that enable to execute the power-on reset function and lower the power consumption.

The CXP847P60 is the PROM-incorporated version of the CXP84716/84720/84724 with built-in mask ROM. This provides the additional feature of being able to write directly into the program. Thus, it is most suitable for evaluation use during system development and for small-quantity production.



Structure


Silicon gate CMOS IC


Features

- A wide instruction set (213 instructions) which covers various types of data.
 - 16-bit arithmetic/multiplication and division/Boolean bit operation instructions
 - Minimum instruction cycle
 - 250ns at 16MHz operation (4.5 to 5.5V)
 - 333ns at 12MHz operation (3.0 to 5.5V)
 - Incorporated PROM capacity
 - 60K bytes
 - Incorporated RAM capacity
 - 2144 bytes
 - Peripheral functions
 - A/D converter
 - 8 bits, 8 channels, successive approximation method
 - (Conversion time of 1.6µs at 16MHz)
 - Serial interface
 - Start-stop synchronization (UART), 1 channel
 - Incorporated buffer RAM (Auto transfer for 1 to 32 bytes), 2 channels
 - 8-bit clock synchronization (MSB/LSB first selectable), 1 channel
 - Timer
 - 8-bit timer, 8-bit timer/counter, 19-bit time base timer,
 - 16-bit capture timer/counter
 - FRC capture unit
 - Incorporated 24-bit and 6-stage FIFO
 - High-precision timing pattern generation circuit
 - PPG: maximum of 11 pins, 16 stages programmable, 2 channels
 - 8 bits, 8 channels
 - PWM output
 - 8 bits, 8 channels
 - Interruption
 - 19 factors, 15 vectors, multi-interruption possible
 - Standby mode
 - Sleep/stop
 - Package
 - 100-pin plastic QFP/LQFP


Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



Pin Assignment (Top View) 100-pin QFP package


Note) 1. Vpp (Pin 90) is left open.
2. Vss (Pins 41 and 88) are both connected to GND.

Pin Assignment (Top View) 100-pin LQFP package


Note) 1. Vpp (Pin 88) is left open.
2. Vss (Pins 39 and 86) are both connected to GND.

Pin Description

Symbol	I/O	Description	
AN0 to AN3	Input	Analog inputs to A/D converter. (4 pins)	
PA0/AN4 to PA3/AN7	I/O/Input	(Port A) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	Analog inputs to A/D converter. (4 pins)
PA4 to PA7	I/O		
PB0/CINT	I/O/Input		
PB1 to PB3	I/O		
PB4/ <u>CS1</u>	I/O/Input	(Port B) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	Chip select input for serial interface (CH1).
PB5/ <u>SCK1</u>	I/O/I/O		
PB6/SI1	I/O/Input		
PB7/SO1	I/O/Output		
PC0 to PC7	I/O	(Port C) 8-bit I/O port. I/O can be set in a unit of single bits. Can drive 12mA sink current. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	
PD0/PPO0 to PD7/PPO7	I/O/Real-time output	(Port D) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. Data is gated with PPO contents by OR-gate and they are output. (8 pins)	PPO0 to PPO7 outputs for programmable pattern generator (PPG0). Functions as high-precision real-time pulse output port. (PPG0: 11 pins; PPG1: 11 pins)
PE0/ <u>EC0</u>	Input/Input		
PE1/ <u>EC1</u>	Input/Input		
PE2	Input		
PE3/ <u>NMI</u>	Input/Input		
PE4 to PE5	Input		
PE6	Output		
PE7/TO	Output/Output		

Symbol	I/O	Description		
PF0 to PF5	I/O	(Port F) Lower 6 bits are for I/O. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits (PF0 to PF3) or 2 bits (PF4, PF5). PF6 is for output; PF7 is for input. (8 pins)	UART transmission data output. UART reception data input.	
PF6/TXD	Output/Output			
PF7/RXD	Input/Input			
PG0/PWM0 to PG7/PWM7	I/O/Output	(Port G) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	PWM outputs. (8 pins)	
PH0/PPO8 to PH7/PPO15	I/O/Real-time output	(Port H) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. Data is gated with PPO contents by OR-gate and they are output. (8 pins)	PPO8 to PPO11 (PPG0) outputs and PPO12 to PPO15 (PPG1) outputs for programmable pattern generator (PPG0, PPG1). Functions as high-precision real-time pulse output port.	
PI0/INT0 to PI4/INT4	I/O/Input	(Port I) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. (8 pins)	External interruption request inputs. (5 pins)	
PI5/SCK2	I/O/I/O		Serial clock I/O (CH2).	
PI6/SI2	I/O/Input		Serial data input (CH2).	
PI7/SO2	I/O/Output		Serial data output (CH2).	
PJ0/PPO16 to PJ5/PPO21	I/O/Real-time output	(Port J) 8-bit I/O port. I/O can be set in a unit of single bits. Incorporation of pull-up resistor can be set through the software in a unit of 4 bits. Data is gated with PPO contents by OR-gate and they are output. (8 pins)	PPO16 to PPO21 outputs for programmable pattern generator (PPG1). Functions as high-precision real-time pulse output port.	
PJ6/EXI0	I/O/Input		External inputs to FRC capture unit. (2 pins)	
PJ7/EXI1	I/O/Input			
EXI2 to EXI3	Input	External inputs to FRC capture unit. (2 pins)		
CS0	Input	Chip select input for serial interface (CH0).		
SCK0	I/O	Serial clock I/O (CH0).		
SI0	Input	Serial data input (CH0).		
SO1	Output	Serial data output (CH0).		

Symbol	I/O	Description
EXTAL	Input	Connects a crystal for system clock oscillation. When a clock is supplied externally, input it to EXTAL pin and input a reversed phase clock to XTAL pin.
XTAL	Output	
RST	I/O	System reset; active at Low level. This pin is I/O pin, and outputs Low level at the power on with the power-on reset function executed. (Mask option)
Vpp		Positive power supply for incorporated PROM writing. Leave this pin open for normal operation. (Internally connected to VDD.)
AVDD		Positive power supply of A/D converter.
AVREF	Input	Reference voltage input of A/D converter.
AVss		GND of A/D converter.
VDD		Positive power supply.
Vss		GND.







I/O Circuit Format for Pins

Pin	Circuit format	When reset
PA0/AN4 to PA3/AN7 4 pins	<p>Port A</p> <p>Pull-up resistor "0" when reset</p> <p>Port A data</p> <p>Port A direction "0" when reset</p> <p>Data bus RD (Port A)</p> <p>Port A function selection "0" when reset</p> <p>Input multiplexer</p> <p>A/D converter</p> <p>* Pull-up transistors approx. 100kΩ (VDD = 4.5 to 5.5V) approx. 300kΩ (VDD = 3.0 to 3.6V)</p>	Hi-Z
PA4 to PA7 PB1 to PB3 PF0 to PF5 13 pins	<p>Port A</p> <p>Port B</p> <p>Port F</p> <p>Pull-up resistor "0" when reset</p> <p>Ports A, B, F data</p> <p>Ports A, B, F direction "0" when reset</p> <p>Data bus RD (Ports A, B, F)</p> <p>* Pull-up transistors approx. 100kΩ (VDD = 4.5 to 5.5V) approx. 300kΩ (VDD = 3.0 to 3.6V)</p>	Hi-Z
PB0/CINT PB4/CS1 PB6/SI1 PI6/SI2 PJ6/EXI0 PJ7/EXI1 6 pins	<p>Port B</p> <p>Port I</p> <p>Port J</p> <p>Pull-up resistor "0" when reset</p> <p>Ports B, I, J data</p> <p>Ports B, I, J direction "0" when reset</p> <p>Data bus RD (Ports B, I, J)</p> <p>Schmitt input</p> <p>CINT CS1 SI1 SI2 EXI0 EXI1</p> <p>* Pull-up transistors approx. 100kΩ (VDD = 4.5 to 5.5V) approx. 300kΩ (VDD = 3.0 to 3.6V)</p>	Hi-Z

Pin	Circuit format	When reset
PB5/SCK1 PI5/SCK2 2 pins	<p>Port B Port I</p> <p>Pull-up resistor "0" when reset</p> <p>SCK OUT Serial clock output enable Ports B, I function selection "0" when reset</p> <p>Ports B, I data "0" when reset</p> <p>Ports B, I direction "0" when reset</p> <p>Data bus</p> <p>RD (Ports B, I)</p> <p>SCK in</p> <p>Schmitt input</p> <p>* Pull-up transistors approx. 100kΩ (VDD = 4.5 to 5.5V) approx. 300kΩ (VDD = 3.0 to 3.6V)</p>	Hi-Z
PB7/SO1 PI7/SO2 2 pins	<p>Port B Port I</p> <p>Pull-up resistor "0" when reset</p> <p>SO Serial data output enable Ports B, I function selection "0" when reset</p> <p>Ports B, I data "0" when reset</p> <p>Ports B, I direction "0" when reset</p> <p>Data bus</p> <p>RD (Ports B, I)</p> <p>* Pull-up transistors approx. 100kΩ (VDD = 4.5 to 5.5V) approx. 300kΩ (VDD = 3.0 to 3.6V)</p>	Hi-Z
PC0 to PC7 8 pins	<p>Port C</p> <p>Pull-up resistor "0" when reset</p> <p>Port C data</p> <p>Port C direction "0" when reset</p> <p>Data bus</p> <p>RD (Port C)</p> <p>*1 Large current 12mA *2 Pull-up transistors approx. 100kΩ (VDD = 4.5 to 5.5V) approx. 300kΩ (VDD = 3.0 to 3.6V)</p>	Hi-Z

Pin	Circuit format	When reset
PD0/PPO0 to PD7/PPO7 PH0/PPO8 to PH7/PPO15 PJ0/PPO16 to PJ5/PPO21 22 pins	<p>Port D Port H Port J</p> <p>Pull-up resistor "0" when reset</p> <p>Ports D, H, J data</p> <p>Ports D, H, J direction</p> <p>"0" when reset</p> <p>Data bus</p> <p>RD (Ports D, H, J)</p> <p>* Pull-up transistors approx. 100kΩ (V_{DD} = 4.5 to 5.5V) approx. 300kΩ (V_{DD} = 3.0 to 3.6V)</p>	Hi-Z
PE0/EC0 PE1/EC1 PE2 PE3/NMI PE4 PE5 PF7/RxD 7 pins	<p>Port E Port F</p> <p>Schmitt input (Inverter input for PE2, PE4, PE5)</p> <p>IP</p> <p>EC0, EC1, NMI, RxData</p> <p>Data bus</p> <p>RD (Ports E, F)</p>	Hi-Z
PE6 1 pin	<p>Port E</p> <p>Port E data "1" when reset</p> <p>Data bus</p> <p>RD (Port E)</p>	High level
PE7/TO 1 pin	<p>Port E</p> <p>Internal reset signal</p> <p>Port E data "1" when reset</p> <p>MPX</p> <p>TO → 00 TO → 01</p> <p>Port E function selection (upper) Port E function selection (lower)</p> <p>"00" when reset</p> <p>TO output enable</p> <p>* Pull-up transistors approx. 150kΩ (V_{DD} = 4.5 to 5.5V) approx. 400kΩ (V_{DD} = 3.0 to 3.6V)</p>	High level (with the resistor of pull-up transistor ON for reset)

Pin	Circuit format	When reset
PF6/TxD 1 pin	<p>Port F</p> <p>UART transmission circuit</p> <p>Control for transmission and ports "0" when reset</p> <p>Port F data "1" when reset</p> <p>Data bus ← RD (Port F)</p>	High level
PG0/PWM0 to PG7/PWM7 8 pins	<p>Port G</p> <p>Pull-up resistor "0" when reset</p> <p>PWM</p> <p>Port G function selection "0" when reset</p> <p>Port G data</p> <p>Port G direction "0" when reset</p> <p>Data bus ← RD (Port G)</p> <p>* Pull-up transistors approx. 100kΩ (VDD = 4.5 to 5.5V) approx. 300kΩ (VDD = 3.0 to 3.6V)</p>	Hi-Z
PI0/INT0 to PI4/INT4 5 pins	<p>Port I</p> <p>Pull-up resistor "0" when reset</p> <p>Port I data</p> <p>Port I direction "0" when reset</p> <p>Data bus ← RD (Port I)</p> <p>Schmitt input</p> <p>INT0 INT1 INT2 INT3 INT4</p> <p>* Pull-up transistors approx. 100kΩ (VDD = 4.5 to 5.5V) approx. 300kΩ (VDD = 3.0 to 3.6V)</p>	Hi-Z
AN0 to AN3 4 pins	<p>Input multiplexer</p> <p>IP</p> <p>A/D converter</p>	Hi-Z

Pin	Circuit format	When reset
EXI2 EXI3 2 pins	 Schmitt input	Hi-Z
$\overline{CS0}$ SIO 2 pins	 Schmitt input	Hi-Z
SO0 1 pin	 SO0 from SIO SO0 output enable	Hi-Z
SCK0 1 pin	 Internal serial clock from SIO SCK0 output enable External serial clock to SIO Schmitt input	High level
EXTAL XTAL 2 pins	 EXTAL XTAL	<ul style="list-style-type: none"> Diagram shows the circuit composition during oscillation. Feedback resistor is removed during stop mode and XTAL becomes High level. Oscillation
\overline{RST} 1 pin	 Pull-up resistor Mask option From power-on reset circuit (Mask option) See the Selection Guide for the Mask option.	Low level (During a reset)

Absolute Maximum Ratings(V_{ss} = 0V reference)

Item	Symbol	Rating	Unit	Remarks
Supply voltage	V _{DD}	-0.3 to +7.0	V	
	V _{pp}	-0.3 to +13.0	V	Incorporated PROM
	AV _{DD}	AV _{ss} to +7.0* ¹	V	
	AV _{ss}	-0.3 to +0.3	V	
	AV _{REF}	AV _{ss} to +7.0	V	
Input voltage	V _{IN}	-0.3 to +7.0* ²	V	
Output voltage	V _{OUT}	-0.3 to +7.0* ²	V	
High level output current	I _{OH}	-5	mA	Output (value per pin)
High level total output current	ΣI _{OH}	-50	mA	Total for all output pins
Low level output current	I _{OL}	15	mA	All pins excluding large current outputs (value per pin)
	I _{OLC}	20	mA	Large current outputs (value per pin) * ³
Low level total output current	ΣI _{OL}	100	mA	Total for all output pins
Operating temperature	T _{opr}	-10 to +75	°C	
Storage temperature	T _{stg}	-55 to +150	°C	
Allowable power dissipation	P _D	600	mW	QFP package
		380		LQFP package

*¹ AV_{DD} and V_{DD} must be set to the same voltage.*² V_{IN} and V_{OUT} must not exceed V_{DD} + 0.3V.*³ The large current output pins are Port C (PC).

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions. Exceeding these conditions may adversely affect the reliability of the LSI.

Recommended Operating Conditions

(Vss = 0V reference)

Item	Symbol	Min.	Max.	Unit	Remarks		
Supply voltage	V _{DD}	4.5	5.5	V	f _c = 16MHz or less	Guaranteed operation range for 1/2 and 1/4 frequency dividing clock.	
		3.0	5.5	V	f _c = 12MHz or less		
		2.7	5.5	V	Guaranteed operation range for 1/16 frequency dividing clock or sleep mode		
		2.5	5.5	V	Guaranteed data hold range during stop mode		
Analog voltage	AV _{DD}	3.0	5.5	V	*1		
High level input voltage	V _{IH}	0.7V _{DD}	V _{DD}	V	*2, *5		
		0.8V _{DD}	V _{DD}	V	*2, *6		
	V _{IHS}	0.8V _{DD}	V _{DD}	V	Hysteresis input*3		
	V _{IHEX}	V _{DD} – 0.4	V _{DD} + 0.3	V	EXTAL pin*4, *5		
		V _{DD} – 0.2	V _{DD} + 0.2	V	EXTAL pin*4, *6		
Low level input voltage	V _{IL}	0	0.3V _{DD}	V	*2, *5		
		0	0.2V _{DD}	V	*2, *6		
	V _{ILS}	0	0.2V _{DD}	V	Hysteresis input*3		
	V _{ILEX}	-0.3	0.4	V	EXTAL pin*4, *5		
		-0.3	0.2	V	EXTAL pin*4, *6		
Operating temperature	To _{pr}	-10	+75	°C			

*1 AV_{DD} and V_{DD} must be set to the same voltage.

*2 Normal input port (PA, PB1 to PB3, PB7, PC, PD, PE2, PE4, PE5, PF0 to PF5, PG, PH, PI7, PJ0 to PJ5)

*3 RST, CINT, CS0, CS1, SCK0, SCK1, SCK2, SI0, SI1, SI2, EC0, EC1, NMI, RxD, INT0, INT1, INT2, INT3, INT4, EXI0, EXI1, EXI2 and EXI3

*4 Specifies only when the external clock is input.

*5 This case applies to the range of 4.5 to 5.5V supply voltage (V_{DD}).*6 This case applies to the range of 3.0 to 5.5V supply voltage (V_{DD}).

Electrical Characteristics**DC Characteristics** ($V_{DD} = 4.5$ to 5.5 V)

(Ta = -10 to +75°C, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	V _{OH}	PA to PD, PE6, PE7, PF0 to PF6, PG to PJ, SCK0, SO0	V _{DD} = 4.5V, I _{OH} = -0.5mA	4.0			V
			V _{DD} = 4.5V, I _{OH} = -1.2mA	3.5			V
Low level output voltage	V _{OL}	PA to PD, PE6, PE7, PF0 to PF6, PG to PJ, SCK0, SO0, RST ^{*1}	V _{DD} = 4.5V, I _{OL} = 1.8mA			0.4	V
			V _{DD} = 4.5V, I _{OL} = 3.6mA			0.6	V
		PC	V _{DD} = 4.5V, I _{OL} = 12.0mA			1.5	V
Input current	I _{IHE}	EXTAL	V _{DD} = 5.5V, V _{IH} = 5.5V	0.5		40	µA
	I _{ILE}		V _{DD} = 5.5V, V _{IL} = 0.4V	-0.5		-40	µA
	I _{IHT}	TEX	V _{DD} = 5.5V, V _{IL} = 5.5V	0.1		10	µA
	I _{ILT}		V _{DD} = 5.5V, V _{IL} = 0.4V	-0.1		-10	µA
	I _{ILR}	RST ^{*2}	V _{DD} = 5.5V, V _{IL} = 0.4V	-1.5		-400	µA
	I _{IL}	PA to PD ^{*3} , PF0 to PF5 ^{*3} , PG to PJ ^{*3}				-45	µA
			V _{DD} = 4.5V, V _{IL} = 4.0V	-2.78			µA
I/O leakage current	I _{Iz}	PA to PD ^{*3} , PE0 to PE5, PF0 to PF5 ^{*3} , PF7, PG to PJ ^{*3} , CS0, SCK0, SI0, EXI2, EXI3, AN0 to AN3 RST ^{*2}	V _{DD} = 5.5V VI = 0, 5.5V			±10	µA

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Supply current* ⁴	I _{DD}	V _{DD}	1/2 frequency dividing clock operation V _{DD} = 5.5V, 16MHz crystal oscillation (C ₁ = C ₂ = 15pF)		24	50	mA
	I _{DDS1}		Sleep mode V _{DD} = 5.5V, 16MHz crystal oscillation (C ₁ = C ₂ = 15pF)		1.5	10	mA
	I _{DDS2}		Stop mode V _{DD} = 5.5V, termination of 16MHz crystal oscillation			10	μA
Input capacity	C _{IN}	PA to PD, PE0 to PE5, PF0 to PF5, PF7, PG to PJ, CS0, SCK0, SI0, EXI2, EXI3, AN0 to AN3, EXTAL, RST	Clock 1MHz 0V for all pins excluding measured pins		10	20	pF

*1 RST pin specifies the output voltage only when the power-on reset circuit is selected with mask option.

*2 RST pin specifies the input current when the pull-up resistance is selected, and specifies the leakage current when no resistance is selected.

*3 PA to PD, PF0 to PF5 and PG to PJ pins specify the input current when the pull-up resistance is selected, and specify the leakage current when no resistance is selected.

*4 When all pins are open.

Note) See the Selection Guide for the mask option.

Electrical Characteristics**DC Characteristics** ($V_{DD} = 3.0$ to $3.6V$)

(Ta = -10 to +75°C, Vss = 0V reference)

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
High level output voltage	V _{OH}	PA to PD, PE6, PE7, PF0 to PF6, <u>PG to PJ</u> , SCK0, SO0	V _{DD} = 3.0V, I _{OH} = -0.15mA	2.7			V
			V _{DD} = 3.0V, I _{OH} = -0.5mA	2.3			V
Low level output voltage	V _{OL}	PA to PD, PE6, PE7, PF0 to PF6, <u>PG to PJ</u> , SCK0, SO0, <u>RST^{*1}</u>	V _{DD} = 3.0V, I _{OL} = 1.2mA			0.3	V
			V _{DD} = 3.0V, I _{OL} = 1.6mA			0.5	V
		PC	V _{DD} = 3.0V, I _{OL} = 5.0mA			1	V
Input current	I _{IIHE}	EXTAL	V _{DD} = 3.6V, V _{IH} = 3.6V	0.3		20	µA
	I _{IILE}		V _{DD} = 3.6V, V _{IL} = 0.3V	-0.3		-20	µA
	I _{IIHT}	TEX	V _{DD} = 3.6V, V _{IL} = 3.6V	0.1		10	µA
	I _{II LT}		V _{DD} = 3.6V, V _{IL} = 0.4V	-0.1		-10	µA
	I _{II LR}	RST ^{*2}	V _{DD} = 3.6V, V _{IL} = 0.3V	-0.9		-200	µA
	I _{IL}					-20	µA
			V _{DD} = 3.0V, V _{IL} = 2.7V	-1.0			µA
I/O leakage current	I _{Iz}	PA to PD ^{*3} , PE0 to PE5, PF0 to PF5 ^{*3} , PF7, <u>PG to PJ^{*3}</u> , <u>CS0, SCK0</u> , SI0, EXI2, EXI3, AN0 to AN3 <u>RST^{*2}</u>	V _{DD} = 3.6V VI = 0, 3.6V			±10	µA

Item	Symbol	Pins	Conditions	Min.	Typ.	Max.	Unit
Supply current* ⁴	I _{DD}	V _{DD}	1/2 frequency dividing clock operation V _{DD} = 3.6V, 12MHz crystal oscillation (C ₁ = C ₂ = 15pF)		10	25	mA
	I _{DDS1}		Sleep mode V _{DD} = 3.6V, 12MHz crystal oscillation (C ₁ = C ₂ = 15pF)		0.5	2.0	mA
	I _{DDS2}		Stop mode V _{DD} = 3.6V, termination of 12MHz crystal oscillation			10	μA
Input capacity	C _{IN}	PA to PD, PE0 to PE5, PF0 to PF5, PF7, PG to PJ, CS0, SCK0, SI0, EXI2, EXI3, AN0 to AN3, EXTAL, RST	Clock 1MHz 0V for all pins excluding measured pins		10	20	pF

*1 RST pin specifies the output voltage only when the power-on reset circuit is selected with mask option.

*2 RST pin specifies the input current when the pull-up resistance is selected, and specifies the leakage current when no resistance is selected.

*3 PA to PD, PF0 to PF5 and PG to PJ pins specify the input current when the pull-up resistance is selected, and specify the leakage current when no resistance is selected.

*4 When all pins are open.

Note) See the Selection Guide for the mask option.




AC Characteristics**(1) Clock timing**

(Ta = -10 to +75°C, VDD = 3.0 to 5.5V, Vss = 0V reference)

Item	Symbol	Pin	Conditions	Min.	Typ.	Max.	Unit
System clock frequency	fc	XTAL EXTAL	Fig. 1, Fig. 2 VDD = 4.5 to 5.5V	1		16	MHz
				1		12	
System clock input pulse width	t _{XL} t _{XH}	XTAL EXTAL	Fig. 1, Fig. 2 VDD = 4.5 to 5.5V External clock drive	28			ns
				37.5			
System clock input rise time, fall time	t _{CR} t _{CF}	XTAL EXTAL	Fig. 1, Fig. 2 External clock drive			200	ns
Event count input clock pulse width	t _{EH} t _{EL}	<u>EC0</u> EC1	Fig. 3		t _{sys} + 50*1		ns
Event count input clock rise time, fall time	t _{ER} t _{EF}	<u>EC0</u> EC1	Fig. 3			20	ms

*1 t_{sys} indicates the three values below according to the upper two bits (CPU clock selection) of the clock control register (CLC: 00FEH).

t_{sys} [ns] = 2000/fc (upper two bits = "00"), 4000/fc (upper two bits = "01"), 16000/fc (Upper two bits = "11")

Fig. 1. Clock timing**Fig. 2. Clock applied conditions****Fig. 3. Event count clock timing**

(2) Serial transfer (CH0, CH1)

(Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, V_{ss} = 0V reference)

Item	Symbol	Pin	Conditions	Min.	Max.	Unit
$\overline{\text{CS}} \downarrow \rightarrow \overline{\text{SCK}}$ delay time	t _{DCSK}	SCK0 SCK1	Chip select transfer mode (SCK = output mode)		1.5t _{sys} + 200	ns
$\overline{\text{CS}} \uparrow \rightarrow \overline{\text{SCK}}$ floating delay time	t _{DCKSF}	SCK0 SCK1	Chip select transfer mode (SCK = output mode)		1.5t _{sys} + 200	ns
$\overline{\text{CS}} \downarrow \rightarrow \text{SO}$ delay time	t _{DCSO}	SO0 SO1	Chip select transfer mode		1.5t _{sys} + 200	ns
$\overline{\text{CS}} \uparrow \rightarrow \text{SO}$ floating delay time	t _{DCSOF}	SO0 SO1	Chip select transfer mode		1.5t _{sys} + 200	ns
$\overline{\text{CS}}$ High level width	t _{WHCS}	CS0 CS1	Chip select transfer mode	t _{sys} + 200		ns
$\overline{\text{SCK}}$ cycle time	t _{KCY}	SCK0 SCK1	Input mode	2t _{sys} + 200		ns
		SCK0 SCK1	Output mode	8000/fc		ns
$\overline{\text{SCK}}$ High and Low level widths	t _{KH} t _{KL}	SCK0 SCK1	Input mode	t _{sys} + 100		ns
		SCK0 SCK1	Output mode	4000/fc - 50		ns
SI input setup time (for SCK↑)	t _{SIK}	SI0 SI1	$\overline{\text{SCK}}$ input mode	-t _{sys} + 100		ns
		SI0 SI1	$\overline{\text{SCK}}$ output mode	200		ns
SI input hold time (for SCK↑)	t _{ksi}	SI0 SI1	$\overline{\text{SCK}}$ input mode	2t _{sys} + 200		ns
		SI0 SI1	$\overline{\text{SCK}}$ output mode	100		ns
$\overline{\text{SCK}} \downarrow \rightarrow \text{SO}$ delay time	t _{KSO}	SO0 SO1	$\overline{\text{SCK}}$ input mode		2t _{sys} + 200	ns
		SO0 SO1	$\overline{\text{SCK}}$ output mode		100	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (CLC: 00FEH) upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (upper 2 bits = "00"), 4000/fc (upper 2 bits = "01"), 16000/fc (upper 2 bits = "11")

Note 2) CS, SCK, SI and SO represent CS0, SCK0, SI0 and SO0 for CH0; they represent CS1, SCK1, SI1 and SO1 for CH1, respectively.

Note 3) The load of SCK output mode and SO output delay time is 50pF + 1TTL.

Serial transfer (CH0, CH1)

(Ta = -10 to +75°C, VDD = 3.0 to 3.6V, Vss = 0V reference)


Item	Symbol	Pin	Conditions	Min.	Max.	Unit
$\overline{\text{CS}} \downarrow \rightarrow \overline{\text{SCK}}$ delay time	t _{DCSK}	SCK0 SCK1	Chip select transfer mode (SCK = output mode)		1.5t _{sys} + 250	ns
$\overline{\text{CS}} \uparrow \rightarrow \overline{\text{SCK}}$ floating delay time	t _{DCKSF}	SCK0 SCK1	Chip select transfer mode (SCK = output mode)		1.5t _{sys} + 200	ns
$\overline{\text{CS}} \downarrow \rightarrow \text{SO}$ delay time	t _{DCSO}	SO0 SO1	Chip select transfer mode		1.5t _{sys} + 250	ns
$\overline{\text{CS}} \uparrow \rightarrow \text{SO}$ floating delay time	t _{DCSOF}	SO0 SO1	Chip select transfer mode		1.5t _{sys} + 200	ns
$\overline{\text{CS}}$ High level width	t _{WHCS}	CS0 CS1	Chip select transfer mode	t _{sys} + 200		ns
$\overline{\text{SCK}}$ cycle time	t _{KCY}	SCK0 SCK1	Input mode	2t _{sys} + 200		ns
		SCK0 SCK1	Output mode	8000/fc		ns
SCK High and Low level widths	t _{KH} t _{KL}	SCK0 SCK1	Input mode	t _{sys} + 100		ns
		SCK0 SCK1	Output mode	4000/fc – 100		ns
SI input setup time (for $\overline{\text{SCK}} \uparrow$)	t _{SIK}	SI0 SI1	$\overline{\text{SCK}}$ input mode	-t _{sys} + 100		ns
		SI0 SI1	$\overline{\text{SCK}}$ output mode	200		ns
SI input hold time (for $\overline{\text{SCK}} \uparrow$)	t _{KSI}	SI0 SI1	$\overline{\text{SCK}}$ input mode	2t _{sys} + 200		ns
		SI0 SI1	$\overline{\text{SCK}}$ output mode	100		ns
$\overline{\text{SCK}} \downarrow \rightarrow \text{SO}$ delay time	t _{KSO}	SO0 SO1	$\overline{\text{SCK}}$ input mode		2t _{sys} + 250	ns
		SO0 SO1	$\overline{\text{SCK}}$ output mode		125	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (CLC: 00FEH) upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (upper 2 bits = "00"), 4000/fc (upper 2 bits = "01"), 16000/fc (upper 2 bits = "11")

Note 2) CS, SCK, SI and SO represent CS0, SCK0, SI0 and SO0 for CH0; they represent CS1, SCK1, SI1 and SO1 for CH1, respectively.

Note 3) The load of $\overline{\text{SCK}}$ output mode and SO output delay time is 50pF.

Fig. 4. Serial transfer CH0, CH1 timing

Serial transfer (CH2)(Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, V_{ss} = 0V reference)

Item	Symbol	Pin	Conditions	Min.	Max.	Unit
<u>SCK</u> cycle time	t _{KCY}	<u>SCK2</u>	Input mode	1000		ns
			Output mode	8000/fc		ns
<u>SCK</u> High and Low level widths	t _{KH} t _{KL}	<u>SCK2</u>	Input mode	400		ns
			Output mode	4000/fc - 50		ns
SI input setup time (for <u>SCK</u> ↑)	t _{SIK}	SI2	SCK input mode	100		ns
			SCK output mode	200		ns
SI input hold time (for <u>SCK</u> ↑)	t _{KSI}	SI2	SCK input mode	200		ns
			SCK output mode	100		ns
<u>SCK</u> ↓ → SO delay time	t _{KSO}	SO2	SCK input mode		200	ns
			SCK output mode		100	ns

Note 1) tsys indicates three values according to the contents of the clock control register (CLC: 00FEH) upper 2 bits (CPU clock selection).

tsys [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) SCK, SI and SO represent SCK2, SI2 and SO2 for CH2, respectively.

Note 3) The load of SCK2 output mode and SO2 output delay time is 50pF+1TTL.

Serial transfer (CH2)(Ta = -10 to +75°C, V_{DD} = 3.0 to 3.6V, V_{ss} = 0V reference)


Item	Symbol	Pin	Conditions	Min.	Max.	Unit
<u>SCK</u> cycle time	t _{KCY}	<u>SCK2</u>	Input mode	1000		ns
			Output mode	8000/fc		ns
<u>SCK</u> High and Low level widths	t _{KH} t _{KL}	<u>SCK2</u>	Input mode	400		ns
			Output mode	4000/fc - 100		ns
SI input setup time (for <u>SCK</u> ↑)	t _{SIK}	SI2	SCK input mode	100		ns
			SCK output mode	200		ns
SI input hold time (for <u>SCK</u> ↑)	t _{KSI}	SI2	SCK input mode	200		ns
			SCK output mode	100		ns
<u>SCK</u> ↓ → SO delay time	t _{KSO}	SO2	SCK input mode		250	ns
			SCK output mode		125	ns

Note 1) tsys indicates three values according to the contents of the clock control register (CLC: 00FEH) upper 2 bits (CPU clock selection).

tsys [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) SCK, SI and SO represent SCK2, SI2 and SO2 for CH2, respectively.


Note 3) The load of SCK2 output mode and SO2 output delay time is 50pF.

Fig. 5. Serial transfer CH2 timing

(3) A/D converter characteristics (Ta = -10 to +75°C, V_{DD} = AV_{DD} = 3.0 to 5.5V, V_{SS} = AV_{SS} = 0V reference)

Item	Symbol	Pin	Conditions		Min.	Typ.	Max.	Unit
Resolution							8	Bits
Linearity error			Ta = 25°C V _{DD} = AV _{DD} = AV _{REF} = 5.0V V _{SS} = AV _{SS} = 0V				±3	LSB
Zero transition voltage	V _{ZT} *1		Ta = 25°C V _{DD} = AV _{DD} = AV _{REF} = 5.0V V _{SS} = AV _{SS} = 0V		-50	10	70	mV
Full-scale transition voltage	V _{FT} *2		Ta = 25°C V _{DD} = AV _{DD} = AV _{REF} = 5.0V V _{SS} = AV _{SS} = 0V		4910	4970	5030	mV
Linearity error			Ta = 25°C V _{DD} = AV _{DD} = AV _{REF} = 3.3V V _{SS} = AV _{SS} = 0V				±5	LSB
Zero transition voltage	V _{ZT} *1		Ta = 25°C V _{DD} = AV _{DD} = AV _{REF} = 3.3V V _{SS} = AV _{SS} = 0V		-10	6.5	70	mV
Full-scale transition voltage	V _{FT} *2		Ta = 25°C V _{DD} = AV _{DD} = AV _{REF} = 3.3V V _{SS} = AV _{SS} = 0V		3215	3280	3345	mV
Conversion time	t _{CONV}				26/f _{ADC} *3			μs
Sampling time	t _{SAMP}				6/f _{ADC} *3			μs
Reference input voltage	V _{REF}	AV _{REF}	V _{DD} = AV _{DD} = 4.5 to 5.5V	AV _{DD} - 0.5			AV _{DD}	V
			V _{DD} = AV _{DD} = 3.0 to 3.6V	AV _{DD} - 0.3			AV _{DD}	V
Analog input voltage	V _{IAN}	AN0 to AN7			0		AV _{REF}	V
AV _{REF} current	I _{REF}	AV _{REF}	Operation mode	V _{DD} = 5.5V		0.6	1.0	mA
				V _{DD} = 3.6V		0.4	0.7	mA
	I _{REFS}		Sleep mode Stop mode				10	μA

Fig.6. Definition of A/D converter terms



*1 V_{ZT}: Value at which the digital conversion value changes from 00H to 01H and vice versa.

*2 V_{FT}: Value at which the digital conversion value changes from FEH to FFH and vice versa.



*3 f_{ADC} indicates the below values due to the contents of bit 6 (CKS) of the A/D control register (ADC: 00F9H).

PS1 selected f_{ADC} = fc

PS2 selected f_{ADC} = fc/2

(4) Interruption, reset input (Ta = -10 to +75°C, V_{DD} = 3.0 to 5.5V, V_{SS} = 0V reference)


Item	Symbol	Pin	Conditions	Min.	Max.	Unit
External interruption High, Low level width	t _{IH} t _{IL}	INT0 INT1 INT2 INT3 INT4 NMI		1		μs
Reset input Low level width	t _{RSL}	$\overline{\text{RST}}$		32/fc		μs

Fig. 7. Interruption input timing**Fig. 8. $\overline{\text{RST}}$ input timing**(5) Power-on reset*¹(Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V reference)

Item	Symbol	Pin	Conditions	Min.	Max.	Unit
Power supply rise time	t _R	V _{DD}	Power-on reset	0.05	50	ms
Power supply cut-off time	t _{OFF}		Repetitive power-on reset	1		ms

*¹ Power-on reset function is selected by the mask option. See the Selection Guide for the mask option.


Power-on reset function can be selected only for the supply voltage range of 4.5 to 5.5V.

Fig. 9. Power-on reset

Turn the power on smoothly.

Appendix

Fig. 10. Recommended oscillation circuit for SPC700 Series







Manufacturer	Model	fc (MHz)	C1 (pF)	C2 (pF)	Rd (Ω)	Circuit example		
RIVER ELETEC CO., LTD.	HC-49/U03	8.00	10	10	0	(i)		
		10.00	5	5				
		12.00						
		16.00						
KINSEKI LTD.	HC-49/U (-S)	8.00	22 (15)	22 (15)	0	(i)		
		10.00						
		12.00	15	15				
		16.00	12	12				

Selection Guide

Option item	Mask	CXP847P60Q-1-□□□	CXP847P60R-1-□□□
Reset pin pull-up resistor	Non-existent/Existent	Existent	Existent
Power-on reset function	Non-existent/Existent*1	Existent	Existent


*1 Power-on reset function "Existen" is not selected under the using condition in the range of VDD=3.0 to 4.5V.

Characteristics Curve (Reference)

Package Outline

Unit: mm

100PIN QFP (PLASTIC)




PACKAGE STRUCTURE

SONY CODE	QFP-100P-L01
EIAJ CODE	*QFP100-P-1420-A
JEDEC CODE	-----

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	COPPER / 42 ALLOY
PACKAGE WEIGHT	1.4g

100PIN LQFP (PLASTIC)



DETAIL A

SONY CODE	LQFP-100P-L01
EIAJ CODE	*QFP100-P-1414-A
JEDEC CODE	-----

PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY/PHENOL RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE WEIGHT	-----