TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC7MH161FK, TC7MH163FK

Synchronous Presettable 4-Bit Binary Counter TC7MH161FK Asynchronous Clear TC7MH163FK Synchronous Clear

The TC7MH161FK and 163FK are advanced high speed CMOS synchronous presettable 4-bit binary counters fabricated with silicon gate $\rm C^2MOS$ technology.

They achieve the high speed operation similar to equivalent bipolar schottky TTL while maintaining the CMOS low power dissipation.

The CK input is active on the rising edge. Both \overline{LOAD} and \overline{CLR} inputs are active on low logic level.

Presetting of each IC's is synchronous to the rising edge of CK.

VSSOP16-P-0030-0.50

Weight: 0.02 g (typ.)

The clear function of the TC7MH163FK is synchronous to CK, while the TC7MH161FK are cleared asynchronously.

Two enable inputs (ENP and ENT) and CARRY OUTPUT are provided to enable easy cascading of counters, which facilitates easy implementation of n-bit counters without using external gates.

An input protection circuit ensures that 0 to 7 V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5 V to 3 V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

Features

- High speed: $f_{max} = 185 \text{ MHz}$ (typ.) (VCC = 5 V)
- Low power dissipation: $ICC = 4 \mu A \text{ (max) (Ta} = 25 \text{°C)}$
- High noise immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$ (min)
- Power down protection is equipped with all inputs.
- Balanced propagation delays: $t_pLH \simeq t_pHL$
- Wide operating voltage range: VCC (opr) = 2~5.5 V
- Low noise: VOLP = 0.8 V (max)
- Pin and function compatible with 74ALS161/163

000630EBA

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

The products described in this document are subject to the foreign exchange and foreign trade laws

• The information contained herein is subject to change without notice.


TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general
can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the
buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and
to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or
damage to property.

[•] The Toshiba products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These Toshiba products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of Toshiba products listed in this document shall be made at the customer's own risk.


The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others



Pin Assignment (top view)



IEC Logic Symbol



Truth Table

TC7MH161FK			TC7MH163FK				Outputs							
	Inputs				Inputs			Outputs				Function		
CLR	lD	ENP	ENT	CK	CLR	lД	ENP	ENT	CK	QA	QB	QC	QD	
L	Х	Х	Х	Х	L	Х	Х	Х		L L L L			L	Reset to "0"
Н	L	Х	Х	lacksquare	Н	L	Х	Х	lacksquare	Α	В	С	D	Reset data。
Н	Н	Х	L		Н	Н	Х	L		No change			No count	
Н	Н	L	Х		Н	Н	L	Х			No ch	nange		No count
Н	Н	Н	Н		Н	Н	Н	Н		Count up				Count
Н	Х	Х	Х	\neg	Х	Х	Х	Х	\downarrow		No ch	nange		No count


X: Don't care

A, B, C, D: Logic level of data inputs

Carry: CARRY = ENT. QA. QB. QC. QD




Timing Chart





System Diagram



*:Truth table of internal F/F

TC7MH161FK					TC7MH163FK						
D	CK	R	Q	IQ	D	CK	R	Q	IQ		
Х	Х	Н	L	Н	Х	$oldsymbol{\uparrow}$	Н	L	Н		
L	ightharpoonup	L	L	Н	L	ightharpoonup	L	L	Н		
Н	_	L	Н	L	Н		L	Н	L		
Х	—	L	No ch	nange	Х	—	Х	No ch	nange		

X: Don't care



Maximum Ratings (Ta = 25°C)

Characteristics	Symbol	Rating	Unit
Supply voltage range	V _{CC}	-0.5~7.0	V
DC input voltage	V _{IN}	-0.5~7.0	V
DC output voltage	V _{OUT}	-0.5~V _{CC} + 0.5	V
Input diode current	I _{IK}	-20	mA
Output diode current	lok	±20	mA
DC output current	lout	±25	mA
DC V _{CC} /ground current	Icc	±50	mA
Power dissipation	PD	180	mW
Storage temperature	T _{stg}	-65~150	°C

Recommended Operating Conditions

Characteristics	Symbol	Rating	Unit
Supply voltage	V _{CC}	2.0~5.5	V
Input voltage	V _{IN}	0~5.5	V
Output voltage	V _{OUT}	0~V _{CC}	V
Operating temperature	T _{opr}	-40~85	°C
Input rise and fall time	dt/dv	$0 \sim 100 \text{ (V}_{CC} = 3.3 \pm 0.3 \text{ V)}$ $0 \sim 20 \text{ (V}_{CC} = 5 \pm 0.5 \text{ V)}$	ns/V

Electrical Characteristics

DC Characteristics

Charac	Characteristics		Toot	Condition			Га = 25°C		Ta = -40~85°C		Lloit	
Characteristics		Symbol	Test Condition		V _{CC} (V)	Min	Тур.	Max	Min	Max	Offic	
					2.0	1.50	_	_	1.50	_		
Input voltage	High level	V _{IH}		_	3.0~5.5	$\begin{array}{c} V_{CC} \\ \times 0.7 \end{array}$	_	_	V _{CC} × 0.7	_	V	
iliput voltage					2.0	_	_	Typ. Max Min Max 1.50 VCC VCC VCC × 0.7 0.50 0.50 VCC × 0.3 2.0 1.9	V			
	Low level	ow level V _{IL}		_		_	_	$\begin{array}{c} V_{CC} \\ \times 0.3 \end{array}$	_	V _{CC} × 0.3		
			V _{IN} = V _{IH} or V _{IL}		2.0	1.9	2.0	_	1.9			
	High level	V _{OH}		$I_{OH} = -50 \mu A$	3.0	2.9	3.0	_	2.9	_		
					4.5	4.4	4.5	_	4.4	_		
				$I_{OH} = -4 \text{ mA}$	3.0	2.58	_	_	2.48			
Output				$I_{OH} = -8 \text{ mA}$	4.5	3.94	_	_	3.80	_	V	
voltage					2.0		0	0.1	_	0.1	V	
				$I_{OL} = 50 \mu A$	3.0	_	0	0.1	_	0.1		
	Low level	V_{OL}	$V_{IN} = V_{IH}$ or V_{IL}		4.5	_	0	0.1	_	0.1		
				I _{OL} = 4 mA	3.0	_	_	0.36		0.44		
				$I_{OL} = 8 \text{ mA}$	4.5	_	_	0.36	_	0.44		
Input leakage	current	I _{IN}	$V_{IN} = 5.5$	√ or GND	0~5.5	_		±0.1	_	±1.0	μΑ	
Quiescent sup	ply current	Icc	$V_{IN} = V_{CC}$	or GND	5.5			4.0		40.0	μΑ	



Timing Requirements (Input: $t_r = t_f = 3 \text{ ns}$)

Characteristics	Symbol Test Condition		n		Ta = 25°C	Ta = -40~85°C	Unit	
Characteristics	Syllibol	rest Conditio	111	V _{CC} (V)	Limit	Limit	Offic	
Minimum pulse width	t _{w (H)}	Figure 1		3.3 ± 0.3	5.0	5.0	20	
(CK)	t _{w (L)}	rigure i		5.0 ± 0.5	5.0	5.0	ns	
Minimum pulse width	t	Figure 4	(Note1)	3.3 ± 0.3	5.0	5.0	ns	
(CLR)	t _{w (L)}	rigule 4	(Note I)	5.0 ± 0.5	5.0	5.0	110	
Minimum set-up time	4	Figure 2		3.3 ± 0.3	5.5	6.5	ns	
(A, B, C, D)	t _s	rigule 2		5.0 ± 0.5	4.5	4.5	110	
Minimum set-up time		Figure 2		3.3 ± 0.3	8.0	9.5	ns	
(LOAD)	t _s	rigure 2		5.0 ± 0.5	5.0	6.0	115	
Minimum set-up time		Figure 2		3.3 ± 0.3	7.5	9.0	20	
(ENT, ENP)	t _s	Figure 3		5.0 ± 0.5	5.0	6.0	ns	
Minimum set-up time		Figure 5	(N=4=0)	3.3 ± 0.3	4.0	4.0		
(CLR)	t _s	Figure 5	(Note2)	5.0 ± 0.5	3.5	3.5	ns	
Minimum hold time		Figure 2. Figure 2		3.3 ± 0.3	1.0	1.0		
Minimum noid time	t _h	Figure 2, Figure 3		5.0 ± 0.5	1.0	1.0	ns	
Minimum hold time		Figure E	(Note2)	3.3 ± 0.3	1.0	1.0	20	
(CLR)	t _h	Figure 5	(Note2)	5.0 ± 0.5	1.5	1.5	ns	
Minimum removal time		Fig. 4	(NI=4=4)	3.3 ± 0.3	2.5	2.5		
(CLR)	t _{rem}	Figure 4	(Note1)	5.0 ± 0.5	1.5	1.5	ns	

Note1: for TC7MH161FK only Note2: for TC7MH163FK only



AC Characteristics (Input: $t_r = t_f = 3 \text{ ns}$)

Characteristics	Symbol	Test Condition				Га = 25°C		Ta = -4	0~85°C	Unit
Characteristics	Symbol	rest Condition	V _{CC} (V)	C _L (pF)	Min	Тур.	Max	Min	Max	5
			3.3 ± 0.3	15	_	8.3	12.8	1.0	15.0	
Propagation delay time	t _{pLH}	Figure 1, Figure 2	3.3 ± 0.3	50	_	10.8	16.3	1.0	18.5	ne
(CK-Q)	tpHL	Figure 1, Figure 2	5.0 ± 0.5	15	_	4.9	8.1	1.0	9.5	ns
			3.0 ± 0.3	50	_	6.4	10.1	1.0	11.5	
Dranagation dalay time			3.3 ± 0.3	15	_	8.7	13.6	1.0	16.0	
Propagation delay time	t _{pLH}	Figure 1	3.3 ± 0.3	50	_	11.2	17.1	1.0	19.5	20
(CK-CARRY) [Count mode]	tpHL	rigure i	5.0 ± 0.5	15	_	4.9	8.1	1.0	9.5	ns
[Count mode]			3.0 ± 0.3	50	_	6.4	10.1	1.0	11.5	
December delegation			3.3 ± 0.3	15	_	11.0	17.2	1.0	20.0	
Propagation delay time (CK-CARRY)	t _{pLH}	Figure 2	3.3 ± 0.3	50	_	13.5	20.7	1.0	23.5	20
[Preset mode]	t _{pHL}	Figure 2	5.0 ± 0.5	15	_	6.2	10.3	1.0	12.0	ns
[i reset mode]			3.0 ± 0.5	50	_	7.7	12.3	1.0	14.0	
			3.3 ± 0.3	15	_	7.5	12.3	1.0	14.5	
Propagation delay time	t _{pLH}	Figure 6	3.3 ± 0.3	50	_	10.5	2 10.3 1.0 12.0 7 12.3 1.0 14.0 5 12.3 1.0 14.5 .5 15.8 1.0 18.0 9 8.1 1.0 9.5 4 10.1 1.0 11.5 9 13.6 1.0 16.0 .2 17.1 1.0 19.5	20		
(ENT-CARRY)	t _{pHL}	i iguie o	5.0 ± 0.5	15	_	4.9	8.1	1.0	9.5	ns
			5.0 ± 0.5	50	_	6.4	10.1	1.0	11.5	
		3.3 ± 0.3	15	_	8.9	13.6	1.0	16.0		
Propagation delay time	4	Figure 4 (Note 4)	3.3 ± 0.3	50	_	11.2	17.1	1.0	19.5	ne
(CLR -Q)	t _{pHL}	Figure 4 (Note4)	5.0 ± 0.5	15	_	5.5	9.0	1.0	10.5	ns
				50	_	7.0	11.0	1.0	12.5	
			22 + 02	15	_	8.4	13.2	1.0	15.5	
Propagation delay time		Figure 4 (Nata 4)	3.3 ± 0.3	50	_	10.9	16.7	1.0	19.0	
(CLR -CARRY)	t _{pHL}	Figure 4 (Note4)	50.05	15	_	5.0	8.6	1.0	10.0	ns
			5.0 ± 0.5	50	_	6.5	10.6	1.0	12.0	
			22-02	15	80	130	_	70	_	
Maximum alaak fragusaasi	f		3.3 ± 0.3	50	55	85	_	50	9.5 11.5 20.0 23.5 12.0 14.0 14.5 18.0 9.5 11.5 16.0 19.5 10.5 10.5 10.5 10.0 10.0 12.0 10.0	NALI→
Maximum clock frequency	f _{max}	_	5.0 ± 0.5	15	135	185	_	115	_	MHz
			3.0 ± 0.5	50	95	125	_	85	_	
Input capacitance	C _{IN}	_				4	10	_	10	pF
Power dissipation capacitance	C _{PD}			(Note3)	_	23	_		_	pF

Note3: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

 $I_{CC (opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$

When the outputs drive a capacitive load, total current consumption is the sum of C_{PD} , and ΔI_{CC} which is obtained from the following formula:

$$\Delta I_{CC} = f_{CK^{\bullet}} V_{CC} \left(\frac{C_{QA}}{2} + \frac{C_{QB}}{4} + \frac{C_{QC}}{8} + \frac{C_{QD}}{16} + \frac{C_{CO}}{16} \right)$$

 $C_{QA} \hbox{$^{\sim}$} C_{QD}$ and C_{CO} are the capacitance QA $\hbox{$^{\sim}$} QD$ and CARRY OUT, respectively. f_{CK} is the input frequency of the CK.

Note4: for TC7MH161FK only



AC Test Waveform

Count Mode




Figure 1

Preset Mode




Figure 2

Count Enable Mode

Clear Mode (TC7MH161FK)




Figure 3 Figure 4

-V_{CC}

GND

 V_{CC}

GND

 V_{OH}

VOL



Clear Mode (TC7MH163FK)

Figure 5

Cascade Mode (fix maximum count)





Figure 6

Noise Characteristics (Input: $t_r = t_f = 3 \text{ ns}$)

Characteristics	Symbol	Test Condition		Ta = 25°C		Unit
Gridiacieristics	Syllibol	rest Condition	V _{CC} (V)	Тур.	Limit	Offic
Quiet output maximum dynamic V _{OL}	V _{OLP}	C _L = 50 pF	5.0	0.4	0.8	V
Quiet output minimum dynamic V _{OL}	V _{OLV}	C _L = 50 pF	5.0	-0.4	-0.8	V
Minimum high level dynamic input voltage V_{IH}	V _{IHD}	C _L = 50 pF	5.0	_	3.5	V
Maximum low level dynamic input voltage V_{IL}	V _{ILD}	C _L = 50 pF	5.0	_	1.5	V


Input Equivalent Circuit






Typical Application

Parallel Carry N-Bit Counter



Package Dimensions



Weight: 0.02 g (typ.)