


Ultralow, $I_{\text{Q}},$ anyCAP® Low Dropout Regulator

ADP3342

FEATURES

Accuracy over Line and Load: $\pm 4.0\%$ @ 25°C, $\pm 5\%$ over Temperature Ultralow Dropout Voltage: 190 mV (Typ) @ 300 mA Requires Only C₀ = 1.0 μ F for Stability anyCAP Architecture Stable with Any Type of Capacitor (Including MLCC) Current and Thermal Limiting Low Shutdown Current: $< 2 \mu$ A 1.7 V $\leq V_{IN} \leq 6 V$ 2.8 V $\leq VCC \leq 6 V$ V_{OUT} = 1.2 V $\pm 5\%$ -40°C to +100°C Ambient Temperature Range Ultrasmall Thermally Enhanced 8-Lead MSOP Package

FUNCTIONAL BLOCK DIAGRAM



APPLICATIONS Notebook PCs

Desktop PCs

GENERAL DESCRIPTION

The ADP3342 is a unique member of the ADP330x family of precision low dropout anyCAP voltage regulators. The ADP3342 operates with an input voltage range of 1.7 V to 6 V and delivers a continuous load current up to 300 mA. In order to support the ability to regulate from such a low input voltage, the power rail to the IC, VCC, has been split off from the main power rail, V_{IN} , from which the output is powered.

The ADP3342 stands out from the conventional LDOs with the lowest thermal resistance of any MSOP-8 package and an enhanced process that enables it to offer performance advantages beyond its competition. Its patented design requires only a 1.0 μ F output capacitor for stability. This device is insensitive to output capacitor Equivalent Series Resistance (ESR) and is stable with any good quality capacitor, including ceramic (MLCC) types for space-restricted applications. The dropout voltage of the ADP3342 is only 190 mV (typical) at 300 mA. This device also includes a safety current limit, thermal overload protection, and a shutdown control pin.




Figure 1. Typical Application Circuit

REV. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

$\label{eq:added} ADP3342 \mbox{--}SPECIFICATIONS^{1}, \ \ ^{2} \ (\texttt{VCC} = 3.0 \ \texttt{V}, \ \texttt{V}_{\texttt{IN}} = 1.8 \ \texttt{V}, \ \texttt{C}_{\texttt{IN}} = \texttt{C}_{\texttt{OUT}} = 1 \ \texttt{\mu} \texttt{F}, \ \texttt{T}_{\texttt{A}} = 0^{\circ}\texttt{C} \ \texttt{to} + 100^{\circ}\texttt{C}, \ \texttt{and} \ \texttt{T}_{\texttt{A}} = -40^{\circ}\texttt{C} \ \texttt{to} + 100^{\circ}\texttt{C}, \ \texttt{unless otherwise noted.})$

| Parameter | Symbol | Conditions | Min | Тур | Max | Unit |
|--|--|---|---------------|--------------------------|--------------------|----------------------|
| OUTPUT | | | | | | |
| Voltage Accuracy | V _{OUT} | VCC = 2.8 V to 6 V, V_{IN} = 1.7 V to 6 V I _L = 0.1 mA to 300 mA T _A = 25°C | -4.0 | | +4.0 | % |
| | | $V_{L} = 0.1 \text{ mA to } 300 \text{ mA}$ $V_{L} = 0.1 \text{ mA to } 300 \text{ mA}$ $T_{A} = -40^{\circ}\text{C to } +100^{\circ}\text{C}$ | -5.0 | | +5.0 | % |
| Line Regulation | | $V_{A} = 40^{\circ} C \text{ to } +100^{\circ} C$ $VCC = 2.8 \text{ V to } 6 \text{ V}, \text{ V}_{IN} = 1.7 \text{ V to } 6 \text{ V}$ $T_{A} = 25^{\circ} \text{C}$ | | 0.04 | | mV/V |
| Load Regulation | | $I_L = 0.1 \text{ mA to } 300 \text{ mA}$ $T_A = 25^{\circ}\text{C}$ | | 0.12 | | mV/mA |
| Dropout Voltage Current Limiting | V _{DROP} | $V_{OUT} = 98\% \text{ of } V_{OUTNOM}$ $I_L = 300 \text{ mA}$ $I_L = 200 \text{ mA}$ $I_L = 100 \text{ mA}$ $VCC = 3 \text{ V}, V_{IN} = 1.8 \text{ V}$ | | 190 125 70 450 | 450 | mV mV mV mA |
| Output Noise | V _{NOISE} | $f = 10 \text{ Hz}-100 \text{ kHz}, C_{L} = 1 \mu\text{F}$ $I_{L} = 300 \text{ mA}$ | | 60 | | μV rms |
| OPERATING CURRENTS Ground Current in Regulation | I _{GND} | $I_{L} = 300 \text{ mA}, T_{A} = -40^{\circ}\text{C to } +100^{\circ}\text{C}$ $I_{L} = 300 \text{ mA}, T_{A} = 0^{\circ}\text{C to } 100^{\circ}\text{C}$ $I_{L} = 300 \text{ mA}, T_{A} = 25^{\circ}\text{C}$ $I_{L} = 200 \text{ mA}$ | | 3.0 3.0 3.0 2.0 | 8.5 6.0 4.0 | mA mA mA A |
| VCC Current in Regulation Ground Current in Shutdown | I _{VCC} I _{GNDSD} | $ I_{\rm L} = 0.1 \text{ mA} I_{\rm L} = 300 \text{ mA} SD = 0 \text{ V}, \text{VCC} = 6 \text{ V}, \text{V}_{\rm IN} = 1.8 \text{ V} $ | | $100 \\ 100 \\ 0.01$ | 175 170 2 | μΑ μΑ μΑ |
| SHUTDOWN Threshold Voltage | V _{THSD} | ON | VCC - 0.9 | | V | |
| SD Input Current Output Current in Shutdown | $\begin{array}{c} I_{\overline{SD}} \\ I_{OSD} \end{array}$ | $\begin{array}{l} \text{OFF}\\ 0 \overline{\text{SD}} 6 \text{ V}\\ \text{T}_{\text{A}} = 25^{\circ}\text{C}, \text{VCC} = 6 \text{ V}, \text{V}_{\text{IN}} = 6 \text{ V}\\ \text{T}_{\text{A}} = 100^{\circ}\text{C}, \text{VCC} = 6 \text{ V}, \text{V}_{\text{IN}} = 6 \text{ V} \end{array}$ | | 1.4 0.01 0.01 | 0.6 7 1 2 | V μΑ μΑ μΑ |
| PWRGD Output Current Output Low Voltage Output High Voltage | $\begin{matrix} I_{PWRGDL} \\ V_{PWRGDL}^3 \\ V_{PWRGDH}^3 \end{matrix}$ | V_{PWRGD} = 1.2 V, VCC = 3.0 V I_{PWRGD} = 300 μ A I_{PWRGD} = 300 μ A | 0.85 VCC – | 1.5 0.4 | 0.4 | mA V V |
| On-Time Delay | TD1 ⁴ | $I_L = 3 \text{ mA to } 300 \text{ mA},$ $C_{OUT} = 1 \mu \text{F to } 10 \mu \text{F}$ | 5 | | 300 | μs |
| | TD2 ⁵ | $I_L = 3 \text{ mA to } 300 \text{ mA},$ $C_{OUT} = 1 \mu\text{F to } 10 \mu\text{F}$ | 50 | | 300 | μs |
| Off-Time Delay | TD3 ⁶ | $I_{L} = 3 \text{ mA to } 300 \text{ mA},$ $C_{OUT} = 1 \mu\text{F to } 10 \mu\text{F}$ | 0.05 | | 1 | μs |
| THERMAL PROTECTION Shutdown Temperature | TH _{PROT} | I _L = 100 mA | | 165 | | °C |

NOTES

¹All limits at temperature extremes are guaranteed via correlation using standard Statistical Quality Control (SQC) methods.

²Ambient temperature of 100°C corresponds to a junction temperature of 125°C under typical full load test conditions.

³V_{PWRGDL}, V_{PWRGDH}: Power good output voltages. Guaranteed by design and characterization.
 ⁴TD1: Delay time from V_{OUT} crossing 1 V to PWRGD high. Guaranteed by design.
 ⁵TD2: Delay time from SD high to PWRGD high. Guaranteed by design.
 ⁶TD3: Delay time between SD low to PWRGD low. Guaranteed by design.


Specifications subject to change without notice.

ABSOLUTE MAXIMUM RATINGS*

| Input Supply Voltage –0.3 V to + | 13 V |
|---|-------|
| Shutdown Input Voltage0.3 V to + | 13 V |
| Power Dissipation Internally Lin | nited |
| Operating Ambient Temperature Range40°C to +10 |)0°C |
| Operating Junction Temperature Range40°C to +12 | 50°C |
| θ_{JA} (2-Layer Board) 205° | C/W |
| θ_{JA} (4-Layer Board) 142° | C/W |
| θ_{JC} | C/W |
| Storage Temperature Range65°C to +15 | 50°C |
| Lead Temperature Range (Soldering 10 sec) 30 |)0°C |
| Vapor Phase (60 sec) 21 | 15°C |
| Infrared (15 sec) 22 | 20°C |
| | |

*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Absolute maximum ratings apply individually only, not in combination. Unless otherwise specified, all other voltages are referenced to GND.

PIN CONFIGURATION



ORDERING GUIDE

| Model | Output Voltage* | Package Option | Marking Code | Temperature Range |
|------------------|-----------------|----------------|--------------|-------------------|
| ADP3342JRM-REEL7 | | RM-8 (MSOP-8) | LJA | 0°C to 100°C |
| ADP3342ARM-REEL7 | | RM-8 (MSOP-8) | LJB | -40°C to +100°C |

*Contact the factory for other output voltage options.

PIN FUNCTION DESCRIPTIONS


| Pin No. | Mnemonic | Function |
|---------|----------|---|
| 1, 8 | NC | No Connection. |
| 2 | OUT | Output of the Regulator. Bypass to ground with a $1.0 \ \mu\text{F}$ or larger capacitor. All pins must be connected together for proper operation. |
| 3 | VCC | Supply Voltage. |
| 4 | GND | Ground Pin. |
| 5 | PWRGD | Power Good. Used to indicate that output is in regulation. |
| 6 | SD | Active Low Shutdown Pin. Connect to ground to disable the regulator output. When shutdown is not used, this pin should be connected to the VCC pin. |
| 7 | IN | Regulator Input. All pins. |


CAUTION _

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADP3342 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




ADP3342–Typical Performance Characteristics







TPC 10. Line Transient Response




TPC 11. Line Transient Response




TPC 13. Load Transient Response




TPC 14. Short Circuit Current




TPC 12. Load Transient Response




TPC 15. Power-On/Power-Off Response from Shutdown




TPC 16. Turn On Delay




TPC 17. Turn Off Delay




TPC 18. Power-On/Power-Off Response from V_{CC}




TPC 19. Power-On/Power-Off Response from V_{IN}




TPC 20. Power Supply Ripple Rejection




TPC 22. Output Noise Density




TPC 23. Thermal Protection



TPC 21. RMS Noise vs. C_L (10 Hz to 100 Hz)



TPC 24. Current Limit vs. V_{IN}



TPC 25. Current Limiting from V_C

THEORY OF OPERATION

The new anyCAP LDO ADP3342 uses a single control loop for regulation and reference functions. The output voltage is sensed by a resistive voltage divider consisting of R1 and R2. Feedback is taken from this network by way of a series diode (D1) and a second resistor divider (R3 and R4) to the input of an amplifier.




Figure 2. Control Loop Functional Block Diagram

A very high gain error amplifier is used to control this loop. The amplifier is constructed in such a way that at equilibrium it produces a large, temperature proportional input offset voltage that is repeatable and very well controlled. The temperature proportional offset voltage is combined with the complementary diode voltage to form a virtual band gap voltage, implicit in the network, although it never appears explicitly in the circuit. Ultimately, this patented design makes it possible to control the loop with only one amplifier. This technique also improves the noise characteristics of the amplifier by providing more flexibility on the trade-off of noise sources that lead to a low noise design.

The R1, R2 divider is chosen in the same ratio as the band gap voltage to the output voltage. Although the R1, R2 resistor divider is loaded by the diode D1 and a second divider consisting of R3 and R4, the values can be chosen to produce a temperature stable output. This unique arrangement specifically corrects for the loading of the divider so that the error resulting from base current loading in conventional circuits is avoided.

The patented amplifier controls a new and unique noninverting driver that drives the pass transistor, Q1. The use of this special noninverting driver enables the frequency compensation to include the load capacitor in a pole splitting arrangement to achieve reduced sensitivity to the value, type, and ESR of the load capacitance.

Most LDOs place very strict requirements on the range of ESR values for the output capacitor because they are difficult to stabilize due to the uncertainty of load capacitance and resistance. Moreover, the ESR value, required to keep conventional LDOs stable, changes depending on load and temperature. These ESR limitations make designing with LDOs more difficult because of their unclear specifications and extreme variations over temperature.

With the ADP3342 anyCAP LDO, this is no longer true. It can be used with virtually any good quality capacitor, with no constraint on the minimum ESR. This innovative design allows the circuit to be stable with just a small 1 μ F capacitor on the output. Additional advantages of the pole splitting scheme include superior line noise rejection and very high regulator gain, which leads to excellent line and load regulation. Additional features of the circuit include current limit, thermal shutdown, and noise reduction.

APPLICATION INFORMATION

PC Application—VCCVID

The ADP3342 has been optimized for PC applications that require a 1.2 V output for powering the voltage identification rail, V_{CCVID} . The rail from which the output draws current, the IN pin, is separated from the rail that powers the IC, the VCC pin. This allows a higher efficiency design when, as recommended for IMVP-3/5 applications, the VCC pin is connected to a 3.3 V supply to power the IC adequately, and the IN pin is connected to a 1.8 V supply. The efficiency is nearly 60% in this case.

Capacitor Selection

As with any voltage regulator, output transient response is a function of the output capacitance. The ADP3342 is stable with a wide range of capacitor values, types, and ESR (anyCAP). A capacitor as low as 1 μ F is all that is needed for stability; larger capacitors can be used if high output current surges are anticipated. The ADP3342 is stable with extremely low ESR capacitors (ESR 0), such as multilayer ceramic capacitors (MLCC) or OSCON. Note that the effective capacitance of some capacitor types may fall below the minimum at cold temperature. Ensure that the capacitor provides more than 1 μ F at minimum temperature.

Input Bypass Capacitor

An input bypass capacitor is not strictly required but is advisable in any application involving long input wires or high source impedance. Connecting a 1 μ F capacitor from IN to ground reduces the circuit's sensitivity to PC board layout. If a larger value output capacitor is used, then a larger value input capacitor is also recommended.

Power Good Monitoring Function

The PWRGD pin does not monitor the output voltage directly but rather detects whether the internal PNP pass transistor is being modulated by the regulation loop. This means of detecting PWRGD, rather than using a voltage threshold detection, provides an inherent and desirable delay in asserting the PWRGD signal. During startup or overload, the regulation loop is not in control, so the PWRGD pin is low.

Shutdown Mode

Applying a TTL high signal to the shutdown (\overline{SD}) pin, or tying it to the input pin, will turn the output on. Pulling \overline{SD} down to 0.4 V or below, or tying it to ground, will turn the output off. In shutdown mode, quiescent current is reduced.

Thermal Overload Protection

The ADP3342 is protected against damage due to excessive power dissipation by its thermal overload protection circuit, which limits the die temperature to a maximum of 165°C. Under extreme conditions (i.e., high ambient temperature and power dissipation) where die temperature starts to rise above 165°C, the output current is reduced until the die temperature has dropped to a safe level. The output current is restored when the die temperature is reduced.

Current and thermal limit protections are intended to protect the device against accidental overload conditions. For normal operation, device power dissipation should be limited by operating conditions so that junction temperatures will not exceed 150°C.

Calculating Junction Temperature

Device power dissipation is calculated as follows:

$$P_D = \left(V_{IN} - V_{OUT}\right) \times I_{LOAD} + V_{IN} \times I_{GND}$$

where I_{LOAD} and I_{GND} are load current and ground current, and V_{IN} and V_{OUT} are input and output voltages, respectively.

Assuming I_{LOAD} = 300 mA, I_{GND} = 4 mA, V_{IN} = 1.8 V, and V_{OUT} = 1.2 V, device power dissipation is

$$P_D = (1.8 V - 1.2 V) \times 300 mA + (1.8 V) \times 4 mA = 187 mW$$

The ADP3342 is capable of supplying 300 mA @ $V_{IN} = 1.8$ V in a typical notebook PC application. If a higher input voltage is used (such as 3.3 V), the power dissipation of the ADP3342 will be limited by the thermal overload protection. Assuming a 4-layer board, the junction temperature rise above ambient temperature will be approximately equal to

$$\Delta T_{A} = 193 \text{ mW} \times 142^{\circ} \text{C} / \text{W} = 27.4^{\circ} \text{C}$$


OUTLINE DIMENSIONS

4

8-Lead Mini Small Outline Package [MSOP]

(RM-8) Dimensions shown in millimeters

3.00 BSC



Revision History

| Location Page |
|---|
| 3/03—Data Sheet changed from REV. A to REV. B. |
| Changes to FEATURES |
| Changes to Figure 1 |
| Changes to SPECIFICATIONS |
| Changes to ABSOLUTE MAXIMUM RATINGS |
| Changes to PIN FUNCTION DESCRIPTIONS |
| Changes to PC Application—VCCVID section |
| Deleted Paddle under Lead Package section |
| Changes to Calculating Junction Temperature section |
| Updated OUTLINE DIMENSIONS |
| 10/02—Data Sheet changed from REV. 0 to REV. A. |
| Changes to PIN CONFIGURATION |
| Changes to PIN FUNCTION DESCRIPTION |
| Updated OUTLINE DIMENSIONS |