



LC83015E

Digital Signal Processor for Audio Applications

Overview

The LC83015E is a digital signal processor IC designed for medium- and high-class home audio systems, such as AV amplifiers, mini, super-mini and car audio component systems.

The LC83015E is a part of the LC83010N/NE family. It features an internal ROM, with a large standard program library, an internal RAM for user programs and a wide variety of interface capabilities. The standard program library includes sound-field simulation, theater surround and karaoke programs.

The LC83015E operates from a 5V supply and is available in 80-pin QFPs.

Features


- 80 ns cycle time at $f_s = 48\text{kHz}$ (256 cycles/fs)
- Dual-Harvard architecture allows single-cycle stereo signal integration and playback, with two of each of the following.
 - 24×16 -bit fixed decimal point multiplier.
 - 32-bit arithmetic operation and 24-bit arithmetic logic operation ALU/shifter.
 - 32-bit accumulator.
 - 8×32 -bit temporary storage registers.
 - 64×24 -bit internal data RAM.
 - 128×16 -bit internal coefficient RAM.
 - 304×16 -bit internal coefficient ROM.
- Large program memory.
 - 1024×32 -bit standard program ROM.
 - 256×32 -bit user program RAM.
- Standard program ROM.
 - Sound-field simulation library.
 - Auditorium simulation.
 - Stereo, 3-band graphic equalizer.
 - 12-band spectrum analyzer.
 - Karaoke function library.
 - Pitch shift (realized in program RAM)
 - Vocal mute.
 - Microphone echo.

- Coefficient ROM.
 - Logarithmic conversion coefficients.
- Audio interface.
 - 2 input channels compatible with a variety of formats.
 - 3 output channels compatible with a variety of 32/64fs formats.
- External memory interface.
 - DRAM interface.
 - 120 ns (maximum) RAS access time.
 - 1Mbyte ($256\text{Kbyte} \times 4$) or 256Kbyte ($64\text{Kbyte} \times 4$).
 - 1 or 2 units.
 - SRAM/ROM interface.
 - 100 ns (maximum) address access time.
 - 1Mbyte ($128\text{Kbyte} \times 8$) or 256Kbyte ($32\text{Kbyte} \times 8$).
 - 1 unit.
 - Pseudo-SRAM interface.
 - 70 ns (maximum) CE access time.
 - 1Mbyte ($128\text{Kbyte} \times 8$) or 256Kbyte ($32\text{Kbyte} \times 8$).
 - 1 unit.

Package Dimensions

unit:mm

3174-QIP80E



■ Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.

■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.


SANYO Electric Co., Ltd. Semiconductor Company

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

LC83015E

- Maximum external memory access per sampling period.
 - 42/32 access for 16- /24-bit, with 2 DRAMs.
 - 51/36 access for 16- /24-bit, with 2 SRAM.
 - 64/42 access for 16- /24-bit, with 1 pseudo- SRAM.
- Serial microprocessor interface.
 - 8-bit.
 - Input and output synchronization control.
 - 8 × 16-bit LIFO register.
- Other functions.
 - Interrupt input.
 - 4-level stack nesting.
 - 12-bit interval timer.
- Compatible with LC83EV015 (PGA120) evaluation IC.
- 5V supply voltage.
- 80-pin QFP.

Pin Assignment



Top view

LC83015E

Pin Description

Number	Name	Description
1 to 6	P0 to P5	General-purpose input/output port. Internal pull-up resistor
7	ASI1	Audio data serial input 1
8	BCK1	64fs or 32fs bit clock input for ASI1
9	FS384I	384fs or 512fs input
10	LRCKI	Left-/right-channel clock input
11	ASI2	Audio data serial input 2
12	BCK2	64fs or 32fs bit clock input for ASI2
13, 51, 77	V _{DD} 1 to V _{DD} 3	Supply voltage connections
14 to 17	TEST1 to TEST4	Test inputs. Connect to ground for normal operation.
18, 33, 54, 74	V _{SS} 1 to V _{SS} 4	Ground connections
19	TEST5	Test output. Leave open for normal operation.
20	R _{AS}	DRAM interface R _{AS} output
21	C _{AS}	DRAM interface C _{AS} output
22	DWRT	Data write output
23	DREAD	Data read output
24	C _E /C _S	External SRAM or pseudo-SRAM chip enable output.
25 to 32	D7 to D0	External memory data bus
34 to 50	A0 to A16	External memory address bus
52	OSC1	Crystal oscillator input. Connect to V _{DD} or V _{SS} when not used
53	OSC2	Crystal oscillator output. Leave open when not used
55	FS384O	384fs or 512fs output (Same as FS384I or OSC1/OSC2 clock)
56	FS192O	192fs or 256fs output (1/2 of FS384O)
57	FS128O	128fs output (1/3 or 1/4 of FS384O)
58	FS64O	64fs or 32fs output (BCK1 of 1/2 of FS128O)
59	FS32O	32fs or 16fs output (1/2 of FS64O)
60	LRCKO	1fs output (LRCKI or 1/64 of FS64O)
61	AOWCK	2fs or 1fs output (1/32 of FS64O)
62	ASO	Audio data serial output 1
63	AOTDF1	Audio data serial output 2
64	AOTDF2	Audio data serial output 3
65	SI	8-bit serial data input
66	SICK	SI clock input
67	SIRQ	Serial data input request input
68	SIACK	Serial data input acknowledge output
69	SRDY	Serial data input ready input
70	SO	8-bit serial data output
71	SOCK	SO clock input
72	SORQ	Serial data output request input
73	SOAK	Serial data output acknowledge output
75	RES	Reset input. Internal pull-up resistor
76	INT	Interrupt request input. Internal pull-up resistor.
78	SELC	Instruction clock source selection input. Internal pull-down resistor.
79	SACK1	FS384O selection terminal. Internal pull-down resistor.
80	SACK2	Fs output clock source selection input. Internal pull-down resistor.

LC83015E

Specifications

Absolute Maximum Ratings

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	$V_{DD1}, V_{DD2}, V_{DD3}$		-0.3 to +7.0	V
Input voltage	V_I		-0.3 to $V_{DD} + 0.3$	V
Output voltage	V_{O1}		-0.3 to $V_{DD} + 0.3$	V
OSC2 output voltage	V_{O2}		Up to approved oscillator voltage	V
Audio data and external memory interface output current	I_{O1}	See note 1.	-2 to +4	mA
SO, SOAK and SIAK output current	I_{O2}		-2 to +10	mA
P0 to P5 output current	I_{O3}		-1 to +10	mA
Allowable power dissipation	$P_{d\ max}$		700	mW
Operating temperature	T_{opr}		-30 to +70	°C
Storage temperature	T_{stg}		-40 to +125	°C

Note

1. Pins ASO, AOTDF1, AOTDF2, FS3840, FS1920, FS1280, FS640, FS320, AOWCK, LRCKO, D0 to D7, A0 to A16, RAS, CAS, DREAD, DWRT and CE/CS

Recommended Operating Conditions at $T_a = -30$ to $+70$ °C, V_{SS1} to $V_{SS4} = 0$ V

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage range	$V_{DD1}, V_{DD2}, V_{DD3}$		4.75 to 5.25	V

Electrical Characteristics at $T_a = -30$ to $+70$ °C, V_{DD1} to $V_{DD3} = 4.75$ to 5.25 V, V_{SS1} to $V_{SS4} = 0$ V

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Current drain	I_{DD}	25MHz external clock. See note 8.		50	105	mA
Audio data and external memory interface low-level input voltage	V_{IL1}	See note 1.			0.8	V
Audio data and external memory interface high-level input voltage	V_{IH1}	See note 1.	2.4			V
Low-level input voltage	V_{IL2}	See note 2.			$0.3V_{DD}$	V
High-level input voltage	V_{IH2}	See note 2.	$0.7V_{DD}$			V
Serial interface low-level input voltage	V_{IL3}	See note 3.			$0.25V_{DD}$	V
Serial interface high-level input voltage	V_{IH3}	See note 3.	$0.75V_{DD}$			V
Low-level output voltage	V_{OL}	$I_{OL} = 2\text{mA}$ $I_{OL} = 10\text{mA}$			0.4 1.5	V
High-level output voltage	V_{OH}	$I_{OH} = -0.4\text{mA}$ $I_{OH} = -50\mu\text{A}$	4.0 $V_{DD} - 1.2$			V
RES and INT low-level input current	I_{IL1}	$V_I = V_{SS}$	-250			μA
P0 to P5 low-level input current	I_{IL2}	$V_I = V_{SS}$	-1000			μA
Other low-level input current	I_{IL3}	$V_I = V_{SS}$	-10			μA
SELC, SACK1 and SACK2 high-level input current	I_{IH1}	$V_I = V_{DD}$			250	μA
High-level input current	I_{IH2}	$V_I = V_{DD}$			10	μA
RAS, CAS, DWRT, DREAD and CE/CS total output current	ΣI_{OA1}		-10		+10	mA
D0 to D7 and A0 to A16 total output current	ΣI_{OA2}		-20		+20	mA
Total output current	ΣI_{OA3}	See note 6.	-15		+15	mA
Total output current	ΣI_{OA4}	See note 7.	-10		+10	mA
Output leakage current	I_{OFF}		-40		+40	μA
Input capacitance	C_I				10	pF

Notes


1. Pins BCK1, BCK2, ASI1, ASI2, LRCKI and D0 to D7. Schmitt trigger inputs
2. Pins P0 to P5, TEST1 to TEST4, SELC, SACK1 and SACK2
3. Pins RES, INT, SI, SICK, SIRQ, SRDY, SOCK, SORQ, FS384I and OSC1. Schmitt trigger inputs
4. Pins ASO, AOTDF1, AOTDF2, FS3840, FS1920, FS1280, FS640, FS320, AOWCK, LRCKO, D0 to D7, A0 to A16, RAS, CAS, DREAD, DWRT and CE/CS. TTL-level outputs
5. Pins RAS, CAS, DWRT, DREAD and CE/CS
6. Pins FS3840, FS1920, FS1280, FS640, FS320, LRCKO, AOWCK, ASO and AOTDF1/2
7. Pins SIAK, SRDY, SO, SOAK and P0 to P5
8. See section DESIGN NOTES for measurement conditions.

LC83015E


System Clock at $T_a = -30$ to $+70^\circ\text{C}$, V_{DD1} to $V_{DD3} = 4.75$ to 5.25 V, V_{SS1} to $V_{SS4} = 0$ V

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
FS384I external clock frequency	f_{EXT}		12.16		24.83	MHz
FS384I external clock low- and high-level pulsewidth	f_{EXTL} , f_{EXTH}		16			ns
FS384I external clock rise and fall time	f_{EXTR} , f_{EXTF}				9	ns
OSC1/OSC2 crystal oscillator frequency	f_{OSC}				24.83	MHz
OSC1/OSC2 crystal oscillator stable delay	f_{OSCS}				100	ms
Operating period	T_{CYC}		79		169	ns

External Clock Timing



Oscillator Stable Delay Time




Audio Data Interface at $T_a = -30$ to $+70^\circ\text{C}$, V_{DD1} to $V_{DD3} = 4.75$ to 5.25 V, V_{SS1} to $V_{SS4} = 0$ V

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Input bit clock period	t_{BCYC}		325			ns
Input bit clock pulsewidth	t_{BCW}		100			ns
Data setup time	t_s		70			ns
Data hold time	t_H		70			ns
Output data propagation delay	t_{OD}				50	ns
Output data hold time	t_{OH}		0			ns


Note

Output timing values are measured with a load capacitance of 50 pF.

Audio Data Input Timing



Audio Data Output Timing



LC83015E


Serial Data Interface at $T_a = -30$ to $+70^\circ\text{C}$, V_{DD1} to $V_{DD3} = 4.75$ to 5.25 V, V_{SS1} to $V_{SS4} = 0$ V

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Serial clock period	t_{SCYC}		480			ns
Serial clock pulsewidth	t_{SCW}		200			ns
Input data setup time	t_{SS}		70			ns
Input data hold time	t_{SH}		70			ns
Output data propagation delay	t_{SD}				100	ns


Note

Output timing values are measured with a load capacitance of 50 pF.

Serial Data Input Timing



Serial Data Output Timing




External DRAM Interface at $T_a = -30$ to $+70^\circ\text{C}$, V_{DD1} to $V_{DD3} = 4.75$ to 5.25 V, V_{SS1} to $V_{SS4} = 0$ V

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Input data setup time	t_{DS1}		15			ns
Input data hold time	t_{DH1}		0			ns
CAS low-level pulsewidth	t_{CAS}		75			ns
CAS high-level pulsewidth	t_{CP}		75			ns
RAS low-level pulsewidth	t_{RAS}		350			ns
RAS high-level pulsewidth	t_{RP}		110			ns
CAS period	t_{PC}		160			ns
RAS to CAS propagation delay	t_{RCD}		110			ns
CAS hold time	t_{CSH}		190			ns
RAS hold time	t_{RSH}		70			ns
RAS address setup time	t_{ASR}		140			ns
RAS address hold time	t_{RAH}		30			ns
CAS address setup time	t_{ASC}		70			ns
CAS address hold time	t_{CAH}		70			ns
DWRT pulsewidth	t_{WP}		75			ns
Write command setup time	t_{WCS}		30			ns
Write command hold time	t_{WCH}		30			ns
Output data setup time	t_{DSO1}		50			ns
Output data hold time	t_{DHO1}		50			ns


Note

Output timing values are measured with a load capacitance of 50 pF.

External DRAM Input Timing



External DRAM Output Timing




External SRAM Interface at $T_a = -30$ to $+70^\circ\text{C}$, V_{DD1} to $V_{DD3} = 4.75$ to 5.25 V, V_{SS1} to $V_{SS4} = 0$ V

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Input data setup time	t_{DSI2}		60			ns
Input data hold time	t_{DHI2}		0			ns
Read/write cycle time	t_{RWC}		160			ns
Address setup time	t_{AS}		10			ns
Write recovery time	t_{WR}		30			ns
DWRT pulse width	t_{WP}		75			ns
Output data setup time	t_{DSO2}		50			ns
Output data hold time	t_{DHO2}		30			ns


Note

Output timing values are measured with a load capacitance of 50 pF.

External SRAM Input Timing



External SRAM Output Timing




External Pseudo-SRAM Interface at $T_a = -30$ to $+70^\circ\text{C}$, V_{DD1} to $V_{DD3} = 4.75$ to 5.25 V , V_{SS1} to $V_{SS4} = 0\text{ V}$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Input data setup time	t_{DSI3}		10			ns
Input data hold time	t_{DHI3}		0			ns
$\overline{\text{CE}}/\overline{\text{CS}}$ period	t_C		160			ns
$\overline{\text{CE}}/\overline{\text{CS}}$ pulsewidth	t_{CES}		75			ns
$\overline{\text{CE}}/\overline{\text{CS}}$ pre-charge time	t_p		75			ns
$\overline{\text{CE}}/\overline{\text{CS}}$ address setup time	t_{ASC}		15			ns
$\overline{\text{CE}}/\overline{\text{CS}}$ address hold time	t_{AHC}		100			ns
Write command hold time	t_{WCH}		70			ns
Write command read time	t_{CWL}		70			ns
DWRT pulsewidth	t_{WP}		75			ns
DWRT output data setup time	t_{DSW}		50			ns
DWRT output data hold time	t_{DHW}		30			ns
$\overline{\text{CE}}/\overline{\text{CS}}$ output data setup time	t_{DSC}		50			ns
$\overline{\text{CE}}/\overline{\text{CS}}$ output data hold time	t_{DHC}		30			ns
$\overline{\text{CE}}/\overline{\text{CS}}$ to $\overline{\text{DREAD}}$ propagation delay	t_{DER}		0		30	ns


Note

Output timing values are measured with a load capacitance of 50 pF.

External Pseudo-SRAM Input Timing



External Pseudo-SRAM Output Timing



Design Notes

When SELC is LOW, the LC83015E system clock is generated from FS384I. When SELC is HIGH, it is generated from the free-running oscillator, OSC1. When SACK1 is LOW, FS384O output is 1/3 of FS128O output. When SACK1 is HIGH, it is 1/4 of FS128O output. When SACK2 is LOW, the output clock is generated from FS384I, LRCKI and BCK1. When SACK2 is HIGH, it is generated from the free-running oscillator, OSC1.

When the LC83015E is used with one DRAM unit, only D0 to D3 of the data bus are used. When the LC83015E is used with two DRAM units, SRAM or pseudo-SRAM, D0 to D7 are used.

The typical supply current, I_{DD} , is measured with SANYO Standard Theatre Mode in operation under the input/output conditions shown in figure 1.

LC83015E




Figure 1. Measurement conditions for I_{DD}

LC83015E

LC83015E Development Environment

The following software tools are available.

- LC83015.EXE assembler
- S83015.EXE debugger and simulator
- STI.EXE ROM sorting software for microprocessor
- STO.EXE ROM sorting software for external ROM

The following hardware tools are intended for use with the LC83015E.

- IBM PC/AT or AX personal computer
- In-Circuit Emulator (ICE) comprising
 - ICE83015
 - POD83
 - IC149-080-021-S5
 - E83015.EXE software
- Simple model evaluation board comprising
 - PRBD15
 - D2SP.EXE software




Figure 4. ICE configuration





Figure 5. Model board configuration

LC83015E

Application Example



Note

The LC83015E is in external synchronization mode in this application.

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of August, 2001. Specifications and information herein are subject to change without notice.