

7-52-33-// ML4401, ML4411

Servo Demodulator

GENERAL DESCRIPTION

The ML4401 provides all of the analog circuitry necessary for the demodulation of di-bit servo signal information in Winchester disk drives. It interfaces to the servo head preamp and provides quadrature position signal outputs for the servo controller circuitry.

The ML4401 includes a high-performance 592-type input amplifier and differential AGC circuit. External logic is designed to meet the needs of the particular servo system utilizing the VCO and Charge Pump to create a PLL time base for Peak Detector gating. The SYNC output provides servo channel timing information for the logic.


The ML4401 has an ECL type output for the VCO, whereas the ML4411's VCO output is TTL.

The ML4401, ML4411, when combined with the ML4402, ML4406/07/08 Servo Driver, the ML4403, ML4413 Servo Controller and the ML4404, ML4414, ML4424 Trajectory Generator, provides a flexible closed-loop servo control system.


FEATURES


- Combines all analog di-bit demodulation circuitry
- Logic track-type switching can be used to minimize demodulator offset
- Exponential AGC characteristics makes AGC settling independent of input step size
- External loop compensation of analog blocks
- External digital circuitry allows flexible pattern format
- On-chip band gap voltage reference eliminates external referencing
- Operates from 12V power supply
- Compatible with Micro Linear's ML4403, ML4413 Servo Controller, ML4402, ML4406/07/08 Servo Driver and ML4404, ML4414, ML4424 Trajectory Generator

4



PIN CONNECTIONS





PIN DESCRIPTION

| PIN# | NAME | FUNCTION | PIN# | NAME | FUNCTION |
|------|------------------|---|------|-----------------|--|
| 1 | FINC | Charge pump frequency incre- | 15 | CAP1 | Peak detector 1 capacitor terminal. |
| • | 11110 | ment input (TTL). | 16 | CAP2 | Peak detector 2 capacitor terminal. |
| 2 | VCOL | PLL loop compensation terminal. | 17 | CAP3 | Peak detector 3 capacitor terminal. |
| 3 | VCOI | VCO high impedance input. | 18 | CAP4 | Peak detector 4 capacitor terminal. |
| 4 | VCOP | VCO positive output, for capaci- tive feedback to VCOI. | 19 | GATE1 | Peak detector 1 gate input (TTL) high enabled, low disabled. |
| 5 | VCON | VCO negative output, drives resist- ance feedback to VCOI, also pro- | 20 | GATE2 | Peak detector 2 gate input (TTL) high enabled, low disabled. |
| | | vides ECL output on ML4401 and TTL output on ML4411. | 21 | GATE3 | Peak detector 3 gate input (TTL) high enabled, low disabled. |
| 6 | V_{CC} | +12V supply. | 22 | GATE4 | Peak detector 4 gate input (TTL) |
| 7 | V _{REF} | Voltage reference output (+5V). | | | high enabled, low disabled. |
| 8 | GND | Ground. | 23 | TP | Composite test point, normally left |
| 9 | V_{AGC} | AGC gain reference voltage input. | | _ | unconnected. |
| 10 | C _{AGC} | External capacitor terminal to set AGC response. | 24 | C _{DC} | External capacitor terminal to set DC restore response. |
| 11 | GAIN1 | Input amplifier gain adjusting RC | 25 | SYNC | SYNC pulse output (TTL). |
| • • | | terminal 1. | 26 | POSA | Position output A. |
| 12 | INX | X input into input amplifier. | 27 | POSB | Position output B. |
| 13 | INY | Y input into input amplifier. | 28 | FDEC | Charge pump frequency decre- |
| 14 | GAIN2 | Input amplifier gain adjusting RC terminal 2. | | | ment input (TTL). |

T-52-33-11

ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

| Power Supply Voltage, V _{CC} | |
|---|-------------------------|
| GAIN1, GAIN2 | -0.3 to 8 |
| C _{AGC} | -0.3 to 7.0\ |
| V _{AGC} | -0.3 to 5.3\ |
| CAP1, CAP2, CAP3, CAP4 | -0.3 to 10\ |
| GATE1, GATE2, GATE3, GATE4, VCOP | -0.3 to 7.5\ |
| INX, INY, VCON, VCOI, FINC, FDEC, CDC | |
| | 0 V _{CC} +0.31 |
| θ _{JA} for 28–Pin Plastic DIP | ≈60°C/Wat |
| Θ _{JA} for 28–Pin PLCC | 60° C/Wat |
| Storage Temperature Range –65° | C to +150° (|
| Junction Temperature (T _{JMAX}) | 150° C |
| Lead Temperature (Soldering, 10sec) | 260° (|
| | |

OPERATING CONDITIONS

| °C |
|-----|
| በ‰ |
| шĒ |
| uF |
| ķΩ |
| μF |
| μF |
| μ. |
| μF |
| μF |
| Ω |
| _ |
| 2(|
| Ω |
| pΕ |
| Ω |
| śν |
| 5 V |
| |

ELECTRICAL CHARACTERISTICS

The following specifications apply over the recommended operating conditions of $T_A = 0$ to 70° C, $V_{CC} = 10.8$ to 13.2 V, $V_{VAGC} = 5.0$ V, and external components as recommended above, unless otherwise specified (See Note 1.)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP NOTE 2 | MAX | UNITS |
|---------------------|--|--------------------------|--|--|-------------|----------|
| Power Supp | oly | | · · · · · · · · · · · · · · · · · · · | ــــــــــــــــــــــــــــــــــــــ | | |
| ^l cc | Supply Current | V _{CC} =12V | | 81 | 110 | mA |
| TTL Inputs | FINC, FDEC, GATE1, GATE2, GAT | E3, GATE4 | | | | <u> </u> |
| V _{IH} | High Level Input Voltage | | 2.0 | | | V |
| V _{1L} | Low Level Input Voltage | | | | 0.8 | V |
| I _{tH} | High Level Input Current | V _{IH} = 2.4V | -1 | | 30 | μА |
| 114 | Low Level Input Current | V _{IL} =0.4V | -20 | | 1 | μА |
| SYNC Outp | ut (TTL Open Collector) See Note | 3 | | <u> </u> | | |
| V _{OL} | Low Level Output Voltage | I _{OL} = 1.6 mA | 0 | 0.3 | 0.5 | V |
| V _{THR} | Positive going input threshold | | | V _{RFF} +0.9 | | V |
| V _{THF} | Negative going input threshold | | | V _{REF} | | v |
| t _{PD} ± | Propagation Delay Rising, Falling | $RL=2k$, $C_L=15pF$ | | 50 | | ns |
| VCOP Outp | ut ML4401 (T _A = 25° C) | | - | | | L |
| V _{OH} | High Level Output Voltage | RL=1kQ | 4.0 | 4.3 | 4.6 | V |
| V _{OL} | Low Level Output Voltage | RL=1kQ | 2.9 | 3.2 | 3.5 | v |
| VCOP Outp | ut ML4411 | | | | | <u> </u> |
| V _{OH} | High Level Output Voltage | l _{OH} = 50 μA | 2.4 | | | V |
| V _{OL} | Low Level Output Voltage | I _{OL} = 1.6 mA | 0 | | 0.5 | v |
| VCO and Cl | narge Pump Section | | | | | <u> </u> |
| BIAS | V _{COI} Input Bias Current | | 0 | 25 | 50 | μА |
| CH, IDIS | V _{COL} Charge and Discharge Current | | 495 | 660 | 825 | μA |
| CH/I _{DIS} | V _{COL} Charge/Discharge Ratio | | 0.95 | 1.00 | 1.05 | μΑ/μΑ |
| OFF | V _{COL} OFF State Current | FINC = 2.0 FDEC = 0.8 | 0 | 25 | 50 | nA |

T-52-33-11

ELECTRICAL CHARACTERISTICS (Continued)

The following specifications apply over the recommended operating conditions of T_A = 0 to 70° C, V_{CC} = 10.8 to 13.2 V, V_{AGC} = 5.0 V, and external components as recommended above, unless specified (See Note 1.)

| SYMBOL | PARAMETER | CONDITIONS | MIN | TYP NOTE 2 | MAX | UNITS |
|----------------------------------|---|--|-------------|---------------------------------------|--------------|------------|
| VCO and Ch | arge Pump Section (Continued) | | | , | | |
| F _{MAX} | MAX VCO Frequency to Maintain + and - 5% Control Range Note 4 | | 30 | | | MHz |
| F _{vco} | VCO Frequency Range Note 4 | $T_A = 25^{\circ}\text{C}, V_{CC} = 12$ $C_V = 100 \text{pF}, R_V = 604 \text{k}\Omega$ | 9.7 | 10.0 | 10.3 | MHz |
| K _{vco} | VCO Voltage to Frequency Factor | | | 2 | | %/V |
| Input AMP, | AGC AMP, and DC Restore | | | · · · · · · · · · · · · · · · · · · · | | T 10 |
| R _{IN} | INX, INY Differential Input Resistance | | 7 | 10 | 14 | kΩ |
| I _{GAIN1, 2} | GAIN1, GAIN2 Bias Current | | 0.66 | 1.0 | 1.20 | mA |
| IBIAS | V _{AGC} Input Bias Current | | 0 | 5 | 20 | μΑ |
| G _{MAGC} | AGC Transconductance at CAGC | | | 370 | | μMHOS |
| R _{AGC} | Control Range of AGC Loop to Regulate Composite Amplitude to within 2% of Nominal | | · | 7/1 | | V/V |
| BW | Bandwidth from INX, INY to Composite Note 4 | | 10 | 15 | | MHz |
| GMDCR | DC Restore Transconductance | | | 200 | <u></u> | μMHOS |
| Peak Detect | lors | | | | τ | |
| СН | Charge Current | | 5 | · | | mA_ |
| I _{DIS} | Discharge Current | T _A = 25° C | 25 | 45 | 60 | μA |
| T _{CDIS} | Tempco of I _{DIS} | | | -0.17 | <u> </u> | μA/°C |
| Voltage Ref | erence | | | <u>·</u> | T = 25 | Tv |
| V _{REF} | Reference Voltage | T _A =25°C | 4.85 | 5.10 | 5.35 | ppm/°C |
| TC | Tempco | | | 50 | | mV/mA |
| R _{OUT} | Load Regulation | | | 2 | | |
| PSRR | Line Regulation | | | 10 | <u> </u> | mV/V |
| I _{SINK} | Maximum SINK Current | | 0.8 | | <u> </u> | mA |
| Output An | plifiers (POSA, POSB) | | 1 20 | | 10 | mV |
| V _{OS} | Input Offset | V _{CAP} 1-4=6V | -10 | 0 | | V/V |
| A _V | Gain | | 1.20 | 1.25 | 1.30 | % |
| A _{VA} /A _{VB} | Gain Tracking | | -3 | 0 | +3 | - 70 V |
| Vout | Output Voltage Range | <u> </u> | 1.0 | - | 9.5 | |
| I _{SRC} | Output Source Current | | 5 | | | mA mA |
| I _{SNK} | Output Sink Current | | 2 | | | mA V/va |
| SR | Slew Rate | | | 2.5 | | V/µs |
| BW | 3dB Gain Bandwidth | 1 | | 3 | 1 | MHz |

Note 1: 0°C to 70°C operating temperature range devices are 100% tested with temperature limits guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.

Note 2: Typicals are parametric norm at 25° C.

Note 3: Pin 25 is an open collector output which should not exceed 7 volts in the high state.

Note 4: This parameter is guaranteed but not 100% tested and is not used in outgoing quality level calculations.

APPLICATION HINTS

Using a nominal on-track servo signal, amplitude adjustment should be made as follows:

1. Set composite signal amplitude, measured at pin TP, by adjusting voltage at pin V_{AGC} (approximately 4.7 volts). The composite signal should be set to 1.75 volts base to peak of an on-track position pulse (an off-track position pulse will be about 3.5 volts maximum).

2. Adjust Rg so that the VGA is in mid-range. This is determined by measuring the voltage at pin C_{AGC} ; it should be approximately 0.9 volts. C_{AGC} voltage will vary approximately \pm 0.5 volts over the AGC range.

4-58



FUNCTIONAL DESCRIPTION

Input Amplifier

The input amplifier is equivalent to a wide-band 592 type video amplifier and provides amplification and buffering to the AGC circuitry. The Inputs INX and INY, which must be AC coupled, accept the composite analog signal from the servo head differential preamplifier. Internal input termination resistors eliminate the need for external bias resistors. Prefiltering of the signal is normaly desired to eliminate unwanted components. External components RG and CG determine the input amplifier's low frequency cutoff and gain as

$$FC = \frac{1}{2\pi \ (R_{\rm G} + 60\Omega) \ C_{\rm G}} \qquad A_{\rm V} = \frac{1700}{R_{\rm G} + 60\Omega}$$

$$A_V = \frac{1700}{R_G + 60\Omega}$$

Where: C_G = External series capacitance between pins GAIN1 and GAIN2

 R_G = External series resistance between pins GAIN1 and GAIN2

Automatic Gain Control (AGC)

The purpose of the AGC loop is to maintain a constant peak output voltage level at outputs POSA and POSB. This peak level is established by the reference voltage applied to pin V_{AGC} .

$$$V_{P\text{-P}}$ (Composite) = K1 \times V_{AGC} + K2 $$$
 Where: K1 ≈ 0.65 K2 $= 0.41 \, V$

In this closed-loop system, the peak detector output voltages are fed back and combined with the VAGC voltage to provide a gain control current. The current controls the variable gain amplifier (VGA) and is compensated at pin CAGC to provide control of AGC bandwidth. The bandwidth of the entire AGC loop is determined by:

$$BW = \frac{K V_{VAGC}}{2\pi C_A}$$

Where: K

K = 4.3 × 10-4 V_{VAGC} = External reference voltage at pin V_{AGC} External capacitance at pin C_{AGC}

Optimum system stability is achieved by deriving V_{VAGC} from the V_{REF} output using a resistive divider.

Composite Amplifier

The input amplifier and AGC circuit of the ML4401 operate in a differential signal mode to provide good common mode and power supply rejection. The composite amplifier converts the differential signal into a buffered single-ended signal for the peak detector circuitry. The DC base line of the composite signal is equal to V_{REF} . The bandwidth of the DC restore function is controlled by capacitor C_D at pin C_{DC} with the following relationship:

$$BW = \frac{gm}{2\pi C_D}$$

Where: gm = $1/5 k\Omega$

CD = External capacitance at pin CDC

The composite signal is available at pin TP and is normally left unconnected. For short circuit protection a $425\,\Omega$ resistor is connected in series with pin TP internally.

T-52-33-11

Synchronization Pulse Separator

The SYNC pulse separator is a threshold comparator with hysteresis which passes pulses from the composite amplifier above a set threshold. It provides a buffered open collector TTL output. The SYNC output, when gated through an external one-shot, is used to control the external gate timing and PLL logic.

Peak Detector

The peak detector circuit captures the peak signal amplitude of the di-bit pulses. The gates are controlled by inputs GATE1 through GATE4. Timing is established by the external logic circuitry. The external peak detector capacitors are connected from pins CAP1 through CAP4 to ground. The peak detector discharge rate (set by CAP1-CAP4) determines the maximum track crossing rate during an access operation. The performance of this block can be enhanced by using the velocity output of the ML4403, ML4413 to create a velocity proportional discharge. The peak detector outputs are fed into internal differential amplifiers that calculate the track error signals and provide buffered outputs POSA and POSB as follows:

$$POSA = 1.25 (CAP1-CAP2) + V_{REF}$$

 $POSB = 1.25 (CAP3-CAP4) + V_{REF}$

Voltage Controlled Oscillator and Charge Pump

The VCO and external phase compare logic provide a time base for peak detector gate sychronization. Inputs FINC and FDEC provide increment and decrement signals to the charge pump for changing the oscillator frequency. The FINC and FDEC inputs gate the charge pump for the duration of the pulse width. The RC timing network formed by CV and RV at pins VCOI, VCON, and VCOP control the oscillators center frequency. (See Typical Performance Characteristics)

 R_V should be greater than 330 Ω . Too low of a value will result in excessive power dissipation. RL1, RL2 and R_V should be approximately equal, although the values of RL1 and RL2 do not require accuracy.

The VCO output should only be taken from pin VCON. Charge pump capacitor C_{CP1} is connected from pin VCOL to ground. Components RCP and CCP2 are also connected in series from pin VCOL to ground to provide VCO loop com-

Internal Voltage Reference


V_{REF} is an internal band-gap voltage reference. It is buffered and available at pin V_{REF} and is used by the ML4402, ML4403, ML4404 and other chips requiring a 5 volt reference.


External Logic

The external logic provided by the user typically has a complexity of about 150 to 300 equivalent gates. Complexity and architecture depends on the users di-bit pattern and control function.

Note: Stray capacitance should be considered in applying the above relationships when low capacitor values are used. Stray capacitance of the integrated circuit terminal is typically about 2 to 3 pF.

TYPICAL PERFORMANCE CHARACTERISTICS





T-52-33-11

ORDERING INFORMATION

| ORDERING NUMBER | PACKAGE | PIN COUNT | TEMPERATURE RANGE | COMMENTS | |
|--------------------|-------------|-----------|----------------------|------------|--|
| ML4401CP | Plastic DIP | 28 PINS | 0°C to +70°C | ECL Output | |
| ML4401CQ | Molded PCC | 28 PINS | 0°C to +70°C | ECL Output | |
| ML4411CP | Plastic DIP | 28 PINS | 0°C to +70°C | TTL Output | |
| ML4411CQ | Molded PCC | 28 PINS | 0°C to +70°C | TTL Output | |