## Linear IC converter

## CMOS

## D/A Converter for Digital Tuning <br> (8-channel, 8-bit, on-chip OP amp, low-voltage) <br> MB88347L

## ■ DESCRIPTION

The MB88347L incorporates eight 8-bit D/A converter modules. This device operates at low supply voltage in the performance guarantee range from 2.7 to 3.6 V . It also contains an output amplifier, allowing driving at large current.

Since the MB88347L inputs data in serial mode, it requires only three control lines for data input and two or more MB88347L units can be cascaded.

The MB88347L is function and pin compatible with the MB88347 ( 5 -volt supply voltage model). The MB88347L can therefore easily replace the MB88347 in a system, thereby reducing the system's voltage requirement.
The MB88347L is the best replacement for electronic variable resistors or screwdriver control resistors.

## ■ FEATURES

- Ultra-low power consumption ( $0.5 \mathrm{~mW} / \mathrm{ch}$ : typical)
- Low voltage operation (Vcc = 2.7 to 3.6 V )
- Ultra-compact space-saving package (SSOP-16)
- Contains 8-channel R-2R type 8-bit D/A converter
- On-chip analog output amps (sink current max. 1.0 mA , source current max. 1.0 mA )
- Analog output range from 0 V to Vcc
- Two separate power supply/ground lines for MCU interface block/operational amplifier output buffer block and D/A converter block
- Serial data input, maximum operating speed 2.5 MHz
- CMOS process
- Package lineup includes DIP 16-pin, SOP 16-pin, SSOP 16-pin


## PACKAGES

16 pin, Plastic DIP
(DIP-16P-M04)
(FPT-16P-M06)

## PIN ASSIGNMENT


(DIP-16P-M04)
(FPT-16P-M06)
(FPT-16P-M05)

## PIN DESCRIPTION

| Pin No. | Pin name | I/O | Functions |
| :---: | :---: | :---: | :--- |
| 14 | DI | I | Serial data input pin. This pin inputs serial data with a data length of 12 <br> bits. (Do not leave the pin floating.) |
| 11 | DO | O | This pin outputs the MSB data in the 12-bit shift register at the CLK falling <br> edge. |
| 13 | CLK | I | Shift clock input pin. The input signal from the DI pin enters the 12-bit shift <br> register at the rising edge of the shift clock pulse. (Do not leave this pin <br> floating.) |
| 12 | LD | I | When the LD pin inputs the High-level signal, shift register value is loaded <br> to the decoder and the D/A output register. (Do not leave this pin floating. <br> When data is not transferred, fix the pin to the "Low" level.) |
| 15 | AO1 |  |  |
| 2 | AO2 $_{2}$ |  |  |
| 3 | AO3 |  |  |
| 4 | AO4 | O | 8-bit D/A output with op amp. |
| 5 | AO5 |  |  |
| 7 | AO6 |  |  |
| 10 | AO7 |  |  |

## BLOCK DIAGRAM



## MB88347L

## DATA CONFIGURATION

The MB88347L has a 12-bit shift register for chip control.
The 12-bit shift register must be used to set up data in the configuration shown below.
The data configuration has a total of 12 bits, for address selection and eight for D/A data output.


- D/A converter control signals

| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D/A data output |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\cong$ Vss |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\cong \mathrm{VLB} \times 1+\mathrm{Vss}$ |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | $\cong \mathrm{VLB} \times 2+\mathrm{Vss}$ |
| : | : | : | : | : | - | - | : | : |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $\cong \mathrm{V}$ LB $\times 254+\mathrm{Vss}$ |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | $\cong \mathrm{V}$ LB $\times 255+\mathrm{Vss}$ |

Note: VLb $=($ Vdd - Vss) $/ 256$

- Address selection signals

| D8 | D9 | D10 | D11 | Address selection |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | Don't Care |
| 0 | 0 | 0 | 1 | AO1 Selection |
| 0 | 0 | 1 | 0 | AO2 Selection |
| 0 | 0 | 1 | 1 | AO3 Selection $^{\text {AO4 Selection }}$ |
| 0 | 1 | 0 | 0 | AO5 Selection |
| 0 | 1 | 0 | 1 | AO6 Selection |
| 0 | 1 | 1 | 0 | AO7 Selection |
| 0 | 1 | 1 | 1 | AO8 Selection |
| 1 | 0 | 0 | 0 | Don't Care |
| 1 | 0 | 0 | 1 | Don't Care |
| 1 | 0 | 1 | 0 | Don't Care |
| 1 | 0 | 1 | 1 | Don't Care |
| 1 | 1 | 0 | 0 | Don't Care |
| 1 | 1 | 0 | 1 | Don't Care |
| 1 | 1 | 1 | 0 | Don't Care |
| 1 | 1 | 1 | 1 |  |

## DATA SETTING TIMING CHART



## ANALOG OUTPUT VOLTAGE RANGE

R-2R ladder output

$G N D=V s s$

ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Conditions | Rating |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| Supply voltage | Vcc | Based on GND$\mathrm{Ta}=+25^{\circ} \mathrm{C}$ | -0.3 | 5.0 | V |
|  | Vdo |  | -0.3* | 5.0* | V |
| Input voltage | Vin |  | -0.3 | $\mathrm{Vcc}+0.3$ | V |
| Output voltage | Vout |  | -0.3 | $\mathrm{Vcc}+0.3$ | V |
| Power consumption | PD | - | - | 250 | mW |
| Operating temperature | Ta | - | -20 | +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg | - | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |

* $:$ Vcc $\geq$ Vdd

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Conditions | Rating |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| Power supply voltage 1 | Vcc | - | 2.7 | 3.6 | V |
|  | GND | - | Typical: 0 |  | V |
| Power supply voltage 2 | VDD | Vdo - Vss $\geq 2.0 \mathrm{~V}$ | 2.0 | Vcc | V |
|  | Vss |  | GND | Vcc -2.0 | V |
| Analog output source current | IAL | $\mathrm{Vcc}=3.0 \mathrm{~V}$ | - | 1.0 | mA |
| Analog output sink current | IA | $\mathrm{Vcc}=3.0 \mathrm{~V}$ | - | 1.0 | mA |
| Oscillation limit output capacity | Col | - | - | 1.0 | $\mu \mathrm{F}$ |
| Digital data value range | - | - | \#00 | \#FF | - |
| Operating temperature | Ta | - | -20 | +85 | ${ }^{\circ} \mathrm{C}$ |

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.
Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

## ELECTRICAL CHARACTERISTICS

## 1. DC Characteristics

(1) Digital block
( V do, $\mathrm{Vcc}=2.7 \mathrm{~V}$ to $3.6 \mathrm{~V}(\mathrm{Vcc} \geq \mathrm{VdD}), \mathrm{GND}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Conditions | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Power supply voltage | Vcc | Vcc | - | 2.7 | 3.0 | 3.6 | V |
| Power supply current 1 | Icc |  | Operation at $C L K=1 \mathrm{MHz}$ (with no load) | - | 0.8 | 2.0 | mA |
| Input leak current | lık | $\begin{gathered} \text { CLK } \\ \text { DI } \\ \text { LD } \end{gathered}$ | $\mathrm{VIN}=0 \mathrm{~V}$ to Vcc | -10 | - | 10 | $\mu \mathrm{A}$ |
| L level input voltage | VIL |  | - | - | - | 0.2 Vcc | V |
| H level input voltage | VIH |  | - | 0.8 Vcc | - | - | V |
| L level output voltage | VoL | DO | $\mathrm{loL}=2.5 \mathrm{~mA}$ | - | - | 0.4 | V |
| H level output voltage | Vон |  | Іон $=-400 \mu \mathrm{~A}$ | Vcc - 0.4 | - | - | V |

## (2) Analog block (1)

(Vdd, $\mathrm{Vcc}=2.7 \mathrm{~V}$ to $3.6 \mathrm{~V}(\mathrm{Vcc} \geq \mathrm{VdD}), \mathrm{GND}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Pin name | Conditions | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Power consumption | IDD | VdD | No load | - | 0.6 | 1.0 | mA |
| Analog voltage | Vod | Vdo | Vdo - Vss $\geq 2.0 \mathrm{~V}$ | 2.0 | - | Vcc | V |
|  | Vss | Vss |  | GND | - | Vcc-2.0 | V |
| Resolution | Res | $\mathrm{AO}_{1}$ to AO 8 | - | - | 8 | - | bits |
| Monotonic increase | Rem |  | No load $V_{D D} \leq V_{C C}-0.1 \mathrm{~V}$ <br> Vss $\geq 0.1 \mathrm{~V}$ | - | 8 | - | bits |
| Non-linearity error*1 | LE |  |  | -1.5 | - | 1.5 | LSB |
| Differential linearity error*2 | DLE |  |  | -1.0 | - | 1.0 | LSB |

*1: Deviation (error) in input/output curves with respect to an ideal straight line connecting output voltage at " 00 " and output voltage at " $F F$."
*2: Deviation (error) in amplification with respect to theoretical increase in amplification per 1-bit increase in digital value.


Note: The value of $V_{A O H}$ and $V_{d D}$, and the value of $V_{A O L}$ and Vss are not necessarily equivalent.
(3) Analog section (2)

| Parameter | Symbol | Pin name | Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Output minimum voltage 1 | Vaol1 | $\mathrm{AO}_{1}$ to AO8 | $\begin{aligned} & \mathrm{VDD}=\mathrm{VCC}=3.0 \mathrm{~V} \\ & \mathrm{VSS}=\mathrm{GND}=0.0 \mathrm{~V} \\ & \mathrm{IAL}=0 \mu \mathrm{~A} \\ & \text { Digital data }=\# 00 \end{aligned}$ | Vss | - | Vss +0.1 | V |
| Output minimum voltage 2 | Vaolz |  | $\begin{aligned} & \mathrm{VDD}=\mathrm{VCC}=3.0 \mathrm{~V} \\ & \mathrm{VSS}=\mathrm{GND}=0.0 \mathrm{~V} \\ & \text { IAL }=500 \mu \mathrm{~A} \\ & \text { Digital data }=\# 00 \end{aligned}$ | Vss - 0.2 | Vss | Vss +0.2 | V |
| Output minimum voltage 3 | Vaolz |  | $\begin{aligned} & \text { VDD }=\mathrm{VCC}=3.0 \mathrm{~V} \\ & \mathrm{~V} \text { SS }=\mathrm{GND}=0.0 \mathrm{~V} \\ & \text { IAH }=500 \mu \mathrm{~A} \\ & \text { Digital data }=\# 00 \end{aligned}$ | Vss | - | Vss +0.2 | V |
| Output minimum voltage 4 | Vaol4 |  | $\begin{aligned} & \mathrm{VDD}=\mathrm{VCC}=3.0 \mathrm{~V} \\ & \mathrm{VSS}=\mathrm{GND}=0.0 \mathrm{~V} \\ & \mathrm{IAL}=1.0 \mathrm{~mA} \\ & \text { Digital data }=\# 00 \end{aligned}$ | Vss - 0.3 | Vss | Vss +0.3 | V |
| Output minimum voltage 5 | Vaols |  | $\begin{aligned} & \mathrm{VDD}=\mathrm{VCC}=3.0 \mathrm{~V} \\ & \mathrm{VSS}=\mathrm{GND}=0.0 \mathrm{~V} \\ & \text { lAH }=1.0 \mathrm{~mA} \\ & \text { Digital data }=\# 00 \end{aligned}$ | Vss | - | Vss +0.3 | V |
| Output maximum voltage 1 | Vaoh1 |  | $\begin{aligned} & \mathrm{VDD}=\mathrm{VCC}=3.0 \mathrm{~V} \\ & \mathrm{VSS}=\mathrm{GND}=0.0 \mathrm{~V} \\ & \mathrm{IAL}=0 \mu \mathrm{~A} \\ & \text { Digital data }=\# \mathrm{FF} \end{aligned}$ | Vdd - 0.1 | - | Vdo | V |
| Output maximum voltage 2 | VaOh2 |  | $\begin{aligned} & \mathrm{VDD}=\mathrm{VCC}=3.0 \mathrm{~V} \\ & \mathrm{VSS}=\mathrm{GND}=0.0 \mathrm{~V} \\ & \mathrm{IAL}=500 \mu \mathrm{~A} \\ & \text { Digital data }=\# \mathrm{FF} \end{aligned}$ | Vdd - 0.2 | - | Vdd | V |
| Output maximum voltage 3 | Vаонз |  | $\begin{aligned} & \mathrm{VDD}=\mathrm{VCC}=3.0 \mathrm{~V} \\ & \mathrm{VSS}=\mathrm{GND}=0.0 \mathrm{~V} \\ & \text { IAH }=500 \mu \mathrm{~A} \\ & \text { Digital data }=\# F F \end{aligned}$ | Vdd - 0.2 | Vdo | $V d \mathrm{D}+0.2$ | V |
| Output maximum voltage 4 | $\mathrm{VAOH}_{4}$ |  | $\begin{aligned} & \mathrm{VDD}=\mathrm{VCC}=3.0 \mathrm{~V} \\ & \mathrm{VSS}=\mathrm{GND}=0.0 \mathrm{~V} \\ & \mathrm{IAL}=1.0 \mathrm{~mA} \\ & \text { Digital data }=\# \mathrm{FF} \end{aligned}$ | Vdd - 0.3 | - | Vdd | V |
| Output maximum voltage 5 | VaOh5 |  | $\begin{aligned} & \mathrm{VDD}=\mathrm{VCC}=3.0 \mathrm{~V} \\ & \mathrm{Vss}=\mathrm{GND}=0.0 \mathrm{~V} \\ & \text { lAH = } 1.0 \mathrm{~mA} \\ & \text { Digital data }=\# \mathrm{FF} \end{aligned}$ | Vdd - 0.3 | Vdo | $V d D+0.3$ | V |

## 2. AC Characteristics

( $\mathrm{VDD}, \mathrm{Vcc}=2.7 \mathrm{~V}$ to 3.6 $\mathrm{V}(\mathrm{Vcc} \geq \mathrm{VDD}), \mathrm{GND}, \mathrm{Vss}=0 \mathrm{~V}, \mathrm{Ta}=-20^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Conditions | Rating |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |
| Clock L level pulse width | tckL | - | 200 | - | ns |
| Clock H level pulse width | tскн | - | 200 | - | ns |
| Clock rise time Clock fall time | $\begin{aligned} & \text { tcr } \\ & \text { tcf } \end{aligned}$ | - | - | 200 | ns |
| Data setup time | tDCH | - | 30 | - | ns |
| Data hold time | tснD | - | 60 | - | ns |
| Load setup time | tchL | - | 200 | - | ns |
| Load hold time | tıDC | - | 100 | - | ns |
| Load H level pulse width | tLDH | - | 100 | - | ns |
| Data output delay time | too | See "Load conditions (1)." | - | 170 | ns |
| D/A output settling time | tLDD | See "Load conditions (2)." | - | 200 | $\mu \mathrm{S}$ |

Load conditions

- Load conditoins (1)

- Load conditions (2)


Input/output timing


Note: Evaluation levels are $80 \%$ and $20 \%$ of Vcc.

## Vao vs. Iao CHARACTERISTICS: EXAMPLE



## MB88347L

■ ORDERING INFORMATION

| Part number | Package | Remarks |
| :--- | :---: | :---: |
| MB88347LP | 16 pin, Plastic DIP <br> (DIP-16P-M04) |  |
| MB88347LPF | 16 pin, Plastic SOP <br> (FPT-16P-M06) |  |
| MB88347LPFV | 16 pin, Plastic SSOP <br> (FPT-16P-M05) |  |

## PACKAGE DIMENSIONS


(Continued)


Dimensions in mm (inches).
(Continued)

## MB88347L

16 pin, Plastic SSOP
Note 1) *: These dimensions do not include resin protrusion.
(FPT-16P-M05)
Note 2) Pins width and pins thickness include olating thickness.

© 1999 FUJITSU LIMITED F16013S-3C-5
Dimensions in mm (inches).

## MB88347L

## FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).
Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

