

PRELIMINARY


3V Operation Switching Driver for Class D Amplifier

■ GENERAL DESCRIPTION

The **NJU8711** is a Switching Driver for class D Amplifier including BEEP and BPZ (Bipolar Zero) output circuits. It converts 1bit digital signal input, such as PWM or PDM signal, to analog signal output with simple external LC low-pass filter.

The **NJU8711** realizes very high power-efficiency by class D operation. Therefore, It is suitable for portable audio set and others.

■ PACKAGE OUTLINE




NJU8711V


■ FEATURES

- 2-channel 1bit Audio Signal Input
- Standby(Hi-Z), BPZ Control
- Internal BPZ Charger
- Beep Function
- Operating Voltage : 2.0V to 3.6V
- CMOS Technology
- Package Outline : SSOP10

■ PIN CONFIGURATION




■ BLOCK DIAGRAM



■ TERMINAL DESCRIPTION

No.	SYMBOL	I/O	Function
3	V_{DD}	-	Power Supply, V _{DD} =3V
8	V_{SS}	-	Power GND, V _{SS} =0V
2	MCK	ı	Master Clock Input Terminal The condition of the data input terminal is fetched with the rising edge of this signal.
1	EN ₁	ı	Output Control Terminal
5	EN_2		Output circuit is selected by the condition of this terminal.
7	IN ₁		Audio Signal Input Terminal
9	IN_2	'	1-bit Audio Signal inputs into this terminal.
4	BEEP	I	Beep Signal Input Terminal Beep signal inputs into this terminal.
6 10	OUT₁ OUT₂	0	 Output Terminal When Output Terminal selects Audio Signal, IN₁ terminal input data outputs from OUT₁ terminal and IN₂ terminal input data outputs from OUT₂ terminal. When Output Terminal selects Beep Signal, BEEP terminal input data outputs from OUT₁ and OUT₂ terminals.

■ INPUT TERMINAL STRUCTURE



■ FUNCTIONAL DESCRIPTION

(1) Signal Output

PWM signals of L channel and R output from OUT_1 and OUT_2 terminals respectively. These signals are converted to analog signal by external 2nd-order or over LC filter. The output driver power supplied from V_{DD} and V_{SS} are required high response power supply against voltage fluctuation like as switching regulator because Output THD is effected by power supply stability.

(2) Master Clock

Master clock (MCK) synchronizes the Audio signal inputs (IN_1 and IN_2). The setup time and the hold time should be kept in the AC characteristics because IN_1 and IN_2 are fetched with the rising edge of MCK. MCK requires jitter-free or jitter as small as possible because the jitter downs S/N ratio.

 OUT_1 and OUT_2 occur the pop noise when MCK is stopped in operation without standby mode. Therefore, the standby mode should be set before MCK stop.


(3) Output Control

Output circuit is selected by the conditions of EN₁ and EN₂ terminals.

EN ₂	EN ₁	Output State of OUT ₁ & OUT ₂			
0	0	Standby(High impedance)			
0	1	Audio Signal Output			
1	0	BPZ Output			
1	1	Beep Signal Output			

(4) Beep Function

The beep signal must be input before the rising edge of EN_2 signal and must be stopped after the falling edge of EN_2 signal.



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMET	ER	SYMBOL	RATING	UNIT
Supply Voltage		V_{DD}	-0.3 to +4.0	V
Input Voltage		Vin	-0.3 to V _{DD} +0.3	V
Operating Temperature		Та	-40 to +85	°C
Storage Temperature		Tstg	-40 to +125	°C
Power Dissipation	SSOP10	P_{D}	280	

Note 1) All voltage values are specified as V_{SS}=0V.

■ ELECTRICAL CHARACTERISTICS

(Ta=25°C, V_{DD} =3.0V, V_{SS} =0.0V, Load Impedance=16 Ω , f_S =44.1kHz, unless otherwise noted)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{DD} Supply Voltage	V_{DD}		2.0	3.0	3.6	٧
BPZ Driving Voltage	V_{BPZ}		V _{DD} /2-0.2	V _{DD} /2	V _{DD} /2+0.2	V
Output Driver High side Resistance	R _H	V _{OUT} =V _{DD} -0.1V	-	1.5	2	Ω
Output Driver Low side Resistance	R _L	V _{OUT} =0.1V	-	1.5	2	Ω
Beep High side Current	I _{BH}	V _{OUT} =V _{DD} -1V	100	250	600	uA
Beep Low side Current	I _{BL}	V _{OUT} =1V	100	250	600	uA
Power Supply Current At Standby	I _{ST}	Stopping MCK, IN ₁ , IN ₂ , BEEP	-	-	1	uA
Power Supply Current At Operating	I _{DD}	No-load operating IN ₁ , IN ₂ =32f _S MCK=256f _S	-	1	2	mA
lanut Valtaga	V _{IH}		0.7V _{DD}	-	V_{DD}	V
Input Voltage	V _{IL}		0	-	0.3V _{DD}	V
Input Leakage Current	I _{LK}		-	-	±1	uA


Note 4) When V_{DD} Supply Voltage is lower than typical voltage, a pop noise may occur in output change between BPZ and Audio Signal. Therefore, please consider and check the circuit carefully against pop noise.

Note 2) If the LSI is used on condition beyond the absolute maximum rating, the LSI may be destroyed. Using LSI within electrical characteristics is strongly recommended for normal operation. Use beyond the electrical characteristics conditions will cause malfunction and poor reliability.

Note 3) Decoupling capacitors should be connected between $V_{\text{DD}}\text{-}V_{\text{SS}}$ due to the stabilized operation.

■ TIMING CHARACTERISTICS

Audio Signal Input



(Ta=25°C, V_{DD}=3.0V, V_{SS}=0.0V, unless otherwise noted)

		(14 <u>2</u> 0	O, VDD 0.0V,	133 0.01, an	loce ethici mie	o notou,
PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
MCK Frequency	f _{MCKI}		8	-	25	MHz
MCK Pulse Width (H)	t _{MCKH}		12	-	-	ns
MCK Pulse Width (L)	t _{MCKL}		12	-	-	ns
IN ₁ ,IN ₂ Setup Time	t _{DS}		20	-	-	ns
IN ₁ ,IN ₂ Hold Time	t _{DH}		20	-	-	ns

Note 5) t_{MCKI} shows the cycle of the MCK signal.

• Output Control Signal Input



(Ta=25°C, V_{DD}=3.0V, V_{SS}=0.0V, unless otherwise noted)

PARAMETER	SYMBOL	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Rise Time	t _{UP}		-	-	100	ns
Fall Time	t _{DN}		-	-	100	ns

Note 6) All timings are based on 30% and 70% voltage level of V_{DD} .


■ APPLICATION CIRCUIT

· Stereo OTL configuration

•A915BY-220M is manufactured by TOKO, INC. For further information, please refer to its technical papers. 220uF A915BY-101M OUT₁ IN_1 IN_2 100uH 16Ω Headphone 220uF A915BY-101M 00 Beep Signal OUT₂ **BEEP** 100uH EN₁ Output Control EN₂ 100uF 2.2uF Switching V_{DD} Regulator Master Clock MCK

• 1 channel BTL configuration

•A915BY-220M is manufactured by TOKO, INC. For further information, please refer to its technical papers.



- Note 7) De-coupling capacitors must be connected between each power supply pin and GND pin.
- Note 8) The power supply for V_{DD} require fast driving response performance such as a switching regulator for THD.
- Note 9) The bigger capacitor value of AC-coupling capacitors for headphone outputs realize better frequency response characteristics, especially low frequency area.
- Note 10) The above circuit shows only application example and does not guarantee the any electrical characteristics. Therefore, please consider and check the circuit carefully to fit your application.

[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.