

PM7347

S/UNI-JET

**SATURN USER NETWORK INTERFACE
(JET)**

ERRATA

ISSUE1 MARCH 2000

REVISION HISTORY

Issue No.	Issue Date	Details of Change
1	March 2000	This document contains errata information corresponding to the issue 1 datasheet.

CONTENTS

ISSUE 1 ERRATA..... 1

 1.1 DEVICE IDENTIFICATION..... 1

2 SOFTWARE RESET REQUIRED AFTER POWER UP..... 2

3 S/UNI-JET DATASHEET DISCREPANCIES..... 4

 3.1 TIP BIT IN REGISTER 006H NOT FUNCTIONAL 4


1 ISSUE 1 ERRATA

This issue 1 contains errata applied to the PMC-1990267 S/UNI-JET Issue 1 datasheet. The issue 1 datasheet and issue 1 errata supersede all prior editions and versions.

1.1 Device Identification

The information contains in this document applies to the PM7347 S/UNI-JET revision A. The device revision code is marked at the end of the Wafer Batch Code on the face of the device (as shown in Figure 1). PM7347 S/UNI-JET revision A is packaged in a 256 pin Super BGA package.

Figure 1: PM7347 S/UNI-JET Branding Format



2 SOFTWARE RESET REQUIRED AFTER POWER UP

After hardware reset the S/UNI-JET needs a software reset to reduce power consumption. This problem has no implications to the functionality of the part except for excessive power consumption and resulting excess heat dissipation.

Software initialization sequence:

A modification to the software initialization sequence used will guarantee that the S/UNI JET operates with normal power consumption.

The sequence below will set the all the RAM in the JET to a low power state.

1. Reset the S/UNI JET.
2. Set IOTST (bit 2) in the Master Test Register to '1' (by writing 00000100 to register 400H).
3. Put the JET into test mode by writing:
 - 00000101 to test register 461H
 - 00000101 to test register 561H
 - 00000101 to test register 661H
 - 00000101 to test register 761H
4. Set JET built in self-test (BIST) controls signals by writing:
 - 01000000 to test register 462H
 - 01000000 to test register 562H
 - 01000000 to test register 662H
 - 01000000 to test register 762H

 - 10101010 to test register 463H
 - 10101010 to test register 563H
 - 10101010 to test register 663H
 - 10101010 to test register 763H
5. Put the JET into test mode by writing:
 - 00000011 to test register 481H
 - 00000011 to test register 581H
 - 00000011 to test register 681H
 - 00000011 to test register 781H
6. Set JET built in self-test (BIST) controls signals by writing:
 - 10000000 to test register 480H
 - 10000000 to test register 580H
 - 10000000 to test register 680H
 - 10000000 to test register 780H

10101010 to test register 482H
10101010 to test register 582H
10101010 to test register 682H
10101010 to test register 782H

7. Toggle REF8KI (pin T3, datasheet page 29) signal several times (this provides the clock to the RAM). REF8KI is the test clock used by the TXCP and RXCP blocks when in test mode.

8. Set IOTST (bit 2) in the Master Test register to '0' (by writing 00000000 to register 400H).

This sequence will correct the excess power consumption of the internal RAM.

Performance without software sequence:

Failure to run this sequence will result in excess power consumption and a degraded long term reliability. Therefore, it is recommended that the above software fix be implemented.

3 S/UNI-JET DATASHEET DISCREPANCIES

3.1 TIP BIT in Register 006H not functional

The TIP bit in Register 006H does not exist in the S/UNI-JET

The TIP bit indicates the completion of a transfer of the performance monitoring counts. A software workaround will have to be implemented to ensure that the transfer has been completed.

Writing any value to any of the PMON(314H to 31FH), RXCP-50(369H to 370H) or TXCP-50(386H to 388H) counter holding registers will latch the current count value to the holding registers

To ensure that the transfer was completed a wait function must be performed via software as indicated by the specific count registers being latched. Each of the above mentioned registers have a specified clock cycle completion requirement that is stated in the specific count registers description. For example the LCV PMON count of registers 314H and 315H specifies that it takes 3 RCLK cycles to complete a transfer of the current count value to the count holding registers. Other registers may specify a different clock cycle requirement for the three different operational modes of the JET, DS3, E3 and J2.

NOTES

CONTACTING PMC-SIERRA, INC.

PMC-Sierra, Inc.
105-8555 Baxter Place Burnaby, BC
Canada V5A 4V7

Tel: (604) 415-6000

Fax: (604) 415-6200

Document Information: document@pmc-sierra.com

Corporate Information: info@pmc-sierra.com

Application Information: apps@pmc-sierra.com

(604) 415-4533

Web Site: <http://www.pmc-sierra.com>

None of the information contained in this document constitutes an express or implied warranty by PMC-Sierra, Inc. as to the sufficiency, fitness or suitability for a particular purpose of any such information or the fitness, or suitability for a particular purpose, merchantability, performance, compatibility with other parts or systems, of any of the products of PMC-Sierra, Inc., or any portion thereof, referred to in this document. PMC-Sierra, Inc. expressly disclaims all representations and warranties of any kind regarding the contents or use of the information, including, but not limited to, express and implied warranties of accuracy, completeness, merchantability, fitness for a particular use, or non-infringement.

In no event will PMC-Sierra, Inc. be liable for any direct, indirect, special, incidental or consequential damages, including, but not limited to, lost profits, lost business or lost data resulting from any use of or reliance upon the information, whether or not PMC-Sierra, Inc. has been advised of the possibility of such damage.

© 2000 PMC-Sierra, Inc.

PMC-1990538 (R1) ref PMC 1990267 (R1) Issue date: March 2000