June 2006

DS91D176/DS91C176 Multipoint-LVDS (M-LVDS) Transceivers



DS91D176/DS91C176 Multipoint-LVDS (M-LVDS) Transceivers General Description

The DS91C176 and DS91D176 are high-speed M-LVDS differential transceivers designed for multipoint applications with multiple drivers or receivers. Multipoint LVDS (M-LVDS) is a new bus interface standard (TIA/EIA-899) based on LVDS but including several enhancements to improve multipoint performance. M-LVDS devices have superior drive capability and can support up to 32 loads. Along with increased drive, M-LVDS devices are required to have a controlled edge rate to minimize reflections and EMI. The 1 nSec minimum edge rate is tolerant of stub lengths up to 2 inches in length. M-LVDS devices also have a very large common mode range for additional noise margin in heavily loaded and noisy backplane environments.


The DS91C176/DS91D176 are half-duplex transceivers that accept LVTTL/LVCMOS signals at the driver inputs and convert them to differential M-LVDS signal levels. The receiver inputs accept low voltage differential signals (LVDS, B-LVDS, M-LVDS, LV-PECL) and convert them to 3V LVC-

MOS signals. The DS91D176 has a M-LVDS type 1 receiver input with no offset. The DS91C176 receiver contains an M-LVDS type 2 failsafe circuit with an internal 100 mV offset that provides a LOW output for both short and open input conditions.


Features

- Meets TIA/EIA-899 M-LVDS Standard
- Capable of driving 32 LVDS loads
- Controlled Edge Rates Tolerant to Stubs
- Wide Common Mode for Increased Noise Immunity
- DS91D176 has type 1 receiver input
- DS91C176 has type 2 receiver with fail-safe
- Up to 200 Mbps operation
- Industrial temperature range
- Single 3.3V supply
- 8-lead SOIC package

Typical Application in AdvancedTCA Clock Distribution



Connection and Logic Diagram



Order Number DS91D176TMA, DS91C176TMA See NS Package Number M08A

Ordering Information

| Order Number | Receiver Input | Receiver Input Function | |
|--------------|-------------------------------------|--|-----------|
| DS91D176TMA | type 1 Data (0V threshold receiver) | | SOIC/M08A |
| DS91C176TMA | type 2 | Control (100 mV offset fail-safe receiver) | SOIC/M08A |

M-LVDS Receiver Types

The EIA/TIA-899 M-LVDS standard specifies two different types of receiver input stages. A type 1 receiver has a conventional threshold that is centered at the midpoint of the input amplitude, $V_{ID}/2$. A type 2 receiver has a built in offset that is 100mV greater then $V_{ID}/2$. The type 2 receiver offset acts as a failsafe circuit where open or short circuits at the input will always result in the output stage being driven to a low logic state.




FIGURE 1. M-LVDS Receiver Input Thresholds

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

| Supply Voltage, V_{CC} | -0.3V to +4V |
|-----------------------------|-----------------------------------|
| Control Input Voltages | –0.3V to (V _{CC} + 0.3V) |
| Driver Input Voltage | –0.3V to (V _{CC} + 0.3V) |
| Driver Output Voltages | -1.8V to +4.1V |
| Receiver Input Voltages | -1.8V to +4.1V |
| Receiver Output Voltage | –0.3V to (V _{CC} + 0.3V) |
| Maximum Package Power Dise | sipation at +25°C |
| SOIC Package | 833 mW |
| Derate SOIC Package | 6.67 mW/°C above +25°C |
| Thermal Resistance | |
| θ_{JA} | 150°C/W |
| θ _{JC} | 63°C/W |
| Maximum Junction Temperatur | re 150°C |
| Storage Temperature Range | –65°C to +150°C |
| Lead Temperature | |
| (Soldering, 4 seconds) | 260°C |

| ESD Ratings: | |
|--------------------|----------|
| (HBM 1.5kΩ, 100pF) | ≥ 8 kV |
| (EIAJ 0Ω, 200pF) | ≥ 1000 V |
| (CDM 0Ω, 0pF) | ≥ 250 V |
| | |

| | Min | Тур | Мах | Units |
|--|------|-----|-----------------|-------|
| Supply Voltage, V_{CC} | 3.0 | 3.3 | 3.6 | V |
| Voltage at Any Bus Terminal | -1.4 | | +3.8 | V |
| (Separate or Common-Mode) | | | | |
| Differential Input Voltage V_{ID} | | | 2.4 | V |
| LVTTL Input Voltage High V _{IH} | 2.0 | | V_{CC} | V |
| LVTTL Input Voltage Low V_{IL} | 0 | | 0.8 | V |
| Operating Free Air | | | | |
| Temperature T _A | -40 | +25 | +85 | °C |

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified. (Notes 2, 3, 4, 8)

| Symbol | Parameter | Conditions | | Min | Тур | Max | Units |
|-----------------------|--|--|--------|---------------------|------|--------------------|-------|
| M-LVDS D | river | | | | | | |
| V _{AB} | Differential output voltage magnitude | $R_L = 50\Omega, C_L = 5pF$ | | 480 | | 650 | mV |
| ΔV_{AB} | Change in differential output voltage magnitude | Figure 2 and Figure 4 | | -50 | 0 | +50 | mV |
| | between logic states | | | | 1.0 | | |
| V _{OS(SS)} | Steady-state common-mode output voltage | $R_L = 50\Omega, C_L = 5pF$ | | 0.3 | 1.8 | 2.1 | V |
| $ \Delta V_{OS(SS)} $ | Change in steady-state common-mode output voltage between logic states | Figure 2 and Figure 3 | | 0 | | +50 | mV |
| V _{OS(PP)} | Peak-to-peak common-mode output voltage | (V _{OS(PP)} @ 500KHz cloc | k) | | 135 | | mV |
| V _{A(OC)} | Maximum steady-state open-circuit output voltage | Figure 5 | | 0 | | 2.4 | V |
| V _{B(OC)} | Maximum steady-state open-circuit output voltage | 1 | | 0 | | 2.4 | V |
| V _{P(H)} | Voltage overshoot, low-to-high level output | $R_{L} = 50\Omega, C_{L} = 5pF, C_{D} = 0.5pF$ | | | | 1.2V _{SS} | V |
| V _{P(L)} | Voltage overshoot, high-to-low level output | Figure 7 and Figure 8 (Note 9) | | -0.2V _{SS} | | | V |
| I _{IH} | High-level input current (LVTTL inputs) | V _{IH} = 2.0V | | -15 | | 15 | μA |
| IIL | Low-level input current (LVTTL inputs) | $V_{1L} = 0.8V$ | | -15 | | 15 | μA |
| V _{IKL} | Input Clamp Voltage (LVTTL inputs) | I _{IN} = -18mA | | -1.5 | | | V |
| l _{os} | Differential short-circuit output current | Figure 6 | | -43 | | 43 | mA |
| M-LVDS R | leceiver | | | | | | |
| V _{IT+} | Positive-going differential input voltage threshold | See Function Tables | Type 1 | | 20 | 50 | mV |
| | | | Type 2 | | 94 | 150 | mV |
| V _{IT-} | Negative-going differential input voltage threshold | See Function Tables | Type 1 | -50 | 20 | | mV |
| | | | Type 2 | 50 | 94 | | mV |
| V _{OH} | High-level output voltage (LVTTL output) | $I_{OH} = -8mA$ | | 2.4 | 2.7 | | V |
| V _{OL} | Low-level output voltage (LVTTL output) | I _{OL} = 8mA | | | 0.28 | 0.4 | V |
| l _{oz} | TRI-STATE output current | V _O = 0V or 3.6V | | -10 | | 10 | μA |
| I _{OSR} | Short-circuit receiver output current (LVTTL output) | $V_{O} = 0V$ | | | -48 | -90 | mA |

DS91D176/DS91C176

Electrical Characteristics (Continued) Over recommended operating supply and temperature ranges unless otherwise specified. (Notes 2, 3, 4, 8) Conditions Min Units Symbol Parameter Тур Max M-LVDS Bus (Input and Output) Pins I_A Transceiver input/output current $V_A = 3.8V, V_B = 1.2V$ 32 μA $V_{A} = 0V \text{ or } 2.4V, V_{B} = 1.2V$ -20 +20 μA $V_A = -1.4V, V_B = 1.2V$ -32 μA Transceiver input/output current $V_{B} = 3.8V, V_{A} = 1.2V$ I_{B} 32 μA $V_{B} = 0V \text{ or } 2.4V, V_{A} = 1.2V$ -20 +20 μA $V_B = -1.4V, V_A = 1.2V$ -32 μΑ Transceiver input/output differential current $V_{A} = V_{B}, -1.4V \le V \le 3.8V$ I_{AB} -4 +4 μA $(I_A - I_B)$ $V_A = 3.8V, V_B = 1.2V,$ Transceiver input/output power-off current I_{A(OFF)} 32 μΑ $DE = V_{CC} = 1.5V$ $V_A = 0V \text{ or } 2.4V, V_B = 1.2V,$ -20 +20 μΑ $DE = V_{CC} = 1.5V$ $V_A = -1.4V, V_B = 1.2V,$ -32 μΑ $DE = V_{CC} = 1.5V$ $V_B = 3.8V, V_A = 1.2V,$ Transceiver input/output power-off current I_{B(OFF)}

 $\mathsf{DE}=\mathsf{V}_{\mathsf{CC}}=1.5\mathsf{V}$

 $DE = V_{CC} = 1.5V$ $V_{B} = -1.4V, V_{A} = 1.2V,$

 $DE = V_{CC} = 1.5V$

 $V_{CC} = OPEN$

 $V_{B} = 0V \text{ or } 2.4V, V_{A} = 1.2V,$

 $V_A = V_B, -1.4V \le V \le 3.8V,$

 $R_L = 50\Omega$, $DE = V_{CC}$, $\overline{RE} = V_{CC}$

 $DE = GND, \overline{RE} = V_{CC}$

 $DE = GND, \overline{RE} = GND$

 $V_{CC} = 1.5V, DE = 1.5V$

32

+20

+4

29.5

9.0

18.5

-20

-32

-4

9

9

5.7

1.0

20

6

14

μA

μA

μΑ

μA

pF

pF

pF

mΑ

mΑ

mA

.

(C_A/C_B) SUPPLY CURRENT (V_{CC})

I_{AB(OFF)}

 C_A

CB

 C_{AB}

 $C_{A/B}$

 I_{CCD}

I_{CCZ}

I_{CCR}

Transceiver input/output power-off differential

Transceiver input/output differential capacitance

Transceiver input/output capacitance balance

Transceiver input/output capacitance

Transceiver input/output capacitance

current (I_{A(OFF)} - I_{B(OFF)})

Driver Supply Current

TRI-STATE Supply Current

Receiver Supply Current

| | mended operating supply and temperature rar | <u> </u> | | | | |
|---|--|--|-----|-----|-----|-------|
| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
| DRIVER AC S | SPECIFICATION | | | | | |
| t _{PLH} | Differential Propagation Delay Low to High | $R_L = 50\Omega, C_L = 5 \text{ pF},$ | 1.3 | 3.4 | 5.0 | ns |
| t _{PHL} | Differential Propagation Delay High to Low | C _D = 0.5 pF | 1.3 | 3.1 | 5.0 | ns |
| t _{SKD1} (t _{sk(p)}) | Pulse Skew It _{PLHD} – t _{PHLD} I (Notes 5, 9) | Figure 7 and Figure 8 | | 300 | 420 | ps |
| t _{SKD3} | Part-to-Part Skew (Notes 6, 9) | | | | 1.3 | ns |
| t _{TLH} (t _r) | Rise Time (Note 9) | | 1.0 | 1.8 | 3.0 | ns |
| t _{THL} (t _f) | Fall Time (Note 9) | | 1.0 | 1.8 | 3.0 | ns |
| t _{PZH} | Enable Time (Z to Active High) | $R_{L} = 50\Omega, C_{L} = 5 \text{ pF},$ | | | 8 | ns |
| t _{PZL} | Enable Time (Z to Active Low) | C _D = 0.5 pF | | | 8 | ns |
| t _{PLZ} | Disable Time (Active Low to Z) | Figure 9 and Figure 10 | | | 8 | ns |
| t _{PHZ} | Disable Time (Active High to Z) | | | | 8 | ns |
| t _{JIT} | Random Jitter, RJ (Note 9) | 100 MHz Clock Pattern (Note 7) | | 2.5 | 5.5 | psrms |
| f _{MAX} | Maximum Data Rate | | 200 | | | Mbps |
| RECEIVER A | C SPECIFICATION | | | | | |
| t _{PLH} | Propagation Delay Low to High | C _L = 15 pF | 2.0 | 4.7 | 7.5 | ns |
| t _{PHL} | Propagation Delay High to Low | Figures 11, 12 and Figure 13 | 2.0 | 5.3 | 7.5 | ns |
| t _{SKD1} (t _{sk(p)}) | Pulse Skew It _{PLHD} – t _{PHLD} I (Notes 5, 9) | | | 0.6 | 1.7 | ns |
| t _{SKD3} | Part-to-Part Skew (Notes 6, 9) | | | | 1.3 | ns |
| t _{TLH} (t _r) | Rise Time (Note 9) | | 0.5 | 1.2 | 2.5 | ns |
| t _{THL} (t _f) | Fall Time (Note 9) | | 0.5 | 1.2 | 2.5 | ns |
| t _{PZH} | Enable Time (Z to Active High) | $R_{L} = 500\Omega, C_{L} = 15 \text{ pF}$ | | | 10 | ns |
| t _{PZL} | Enable Time (Z to Active Low) | Figure 14 and Figure 15 | | | 10 | ns |
| t _{PLZ} | Disable Time (Active Low to Z) | | | | 10 | ns |
| t _{PHZ} | Disable Time (Active High to Z) | | | | 10 | ns |
| f _{MAX} | Maximum Data Rate | | 200 | | | Mbps |

Note 1: "Absolute Maximum Ratings" are those beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.

Note 2: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified. **Note 3:** All typicals are given for $V_{CC} = 3.3V$ and $T_A = 25^{\circ}C$.

Note 4: The algebraic convention, in which the least positive (most negative) limit is designated as minimum, is used in this datasheet.

Note 5: t_{SKD1}, lt_{PLHD} - t_{PHLD}|, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.

Note 6: t_{SKD3} , Part-to-Part Skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This specification applies to devices at the same V_{CC} and within 5°C of each other within the operating temperature range.

Note 7: Stimulus and fixture Jitter has been subtracted.

Note 8: C_L includes fixture capacitance and C_D includes probe capacitance.

Note 9: Not production tested. Guaranteed by a statistical analysis on a sample basis at the time of characterization.

5

DS91D176/DS91C176




FIGURE 6. Differential Driver Short-Circuit Test Circuit




FIGURE 7. Driver Propagation Delay and Transition Time Test Circuit





FIGURE 8. Driver Propagation Delays and Transition Time Waveforms






FIGURE 12. Type 1 Receiver Propagation Delay and Transition Time Waveforms





FIGURE 13. Type 2 Receiver Propagation Delay and Transition Time Waveforms





DS91D176/DS91C176




FIGURE 15. Receiver TRI-STATE Delay Waveforms

Function Tables

DS91D176/DS91C176 Transmitting

| Inputs | | | Out | puts |
|--------|------|------|-----|------|
| RE | DE | D | В | Α |
| Х | 2.0V | 2.0V | L | Н |
| Х | 2.0V | 0.8V | Н | L |
| Х | 0.8V | Х | Z | Z |

X — Don't care condition Z — High impedance state

DS91D176 Receiving

| | Output | | |
|------|--------|----------|---|
| RE | DE | DE A – B | |
| 0.8V | 0.8V | ≥ +0.05V | Н |
| 0.8V | 0.8V | ≤ -0.05V | L |
| 0.8V | 0.8V | 0V | Х |
| 2.0V | 0.8V | Х | Z |

X — Don't care condition Z — High impedance state DS91C176 Receiving

| | Output | | | | |
|----------|--------------------------|----------|---|--|--|
| RE | DE | DE A – B | | | |
| 0.8V | 0.8V | ≥ +0.15V | Н | | |
| 0.8V | 0.8V | ≤ +0.05V | L | | |
| 0.8V | 0.8V | 0V | L | | |
| 2.0V | 0.8V | Х | Z | | |
| X — Don' | X — Don't care condition | | | | |

Z - High impedance state

DS91D176 Receiver Input Threshold Test Voltages

| Applied Voltages | | Resulting Differential Input Voltage | Resulting Common-Mode Input Voltage | Receiver Output |
|------------------|-----------------|---|--|--------------------|
| VIA | V _{IB} | V _{ID} | V _{IC} | R |
| 2.400V | 0.000V | 2.400V | 1.200V | Н |
| 0.000V | 2.400V | -2.400V | 1.200V | L |
| 3.800V | 3.750V | 0.050V | 3.775V | Н |
| 3.750V | 3.800V | -0.050V | 3.775V | L |
| -1.400V | -1.350V | -0.050V | -1.375V | Н |
| -1.350V | -1.400V | 0.050V | -1.375V | L |
| | | | | |

H — High Level L — Low Level

Output state assumes that the receiver is enabled ($\overline{RE} = L$)

DS91C176 Receiver Input Threshold Test Voltages

| Applied | Applied Voltages Resulting Differential Input Voltage | | Resulting Common-Mode Input Voltage | Receiver Output | |
|---------|--|---------------------------------|--|--------------------|--|
| VIA | V _{IB} | V _{ID} V _{IC} | | R | |
| 2.400V | 0.000V | 2.400V | 1.200V | Н | |
| 0.000V | 2.400V | -2.400V | 1.200V | L | |
| 3.800V | 3.650V | 0.150V | 3.725V | н | |
| 3.800V | 3.750V | 0.050V | 3.775V | L | |
| -1.250V | -1.400V | 0.150V | -1.325V | н | |
| -1.350V | -1.400V | 0.050V | -1.375V | L | |

H — High Level L — Low Level

Output state assumes that the receiver is enabled ($\overline{RE} = L$)

Pin Descriptions

| Pin No. | Name | Description |
|---------|-----------------|--|
| 1 | R | Receiver output pin |
| 2 | RE | Receiver enable pin: When RE is high, the receiver is disabled. |
| | | When $\overline{\text{RE}}$ is low or open, the receiver is enabled. |
| 3 | DE | Driver enable pin: When DE is low, the driver is disabled. When |
| | | DE is high, the driver is enabled. |
| 4 | D | Driver input pin |
| 5 | GND | Ground pin |
| 6 | А | Non-inverting driver output pin/Non-inverting receiver input pin |
| 7 | В | Inverting driver output pin/Inverting receiver input pin |
| 8 | V _{CC} | Power supply pin, +3.3V ± 0.3V |


Application Information

STUB LENGTH

Stub lengths should be kept to a minimum. For a general approximation, if the electrical length of a trace is greater than 1/5 of the transition edge, then the trace is considered a transmission line. If the velocity equals 160 ps per inch for

a typical loaded backplane, then the maximum stub length is 312 ps/160 ps/inch or 1.95 inches (approximately 2 inches). To determine the maximum stub for your backplane, the propagation velocity for the backplane is required (refer to application notes AN-905 and AN-808).

Typical Performance Characteristics



Supply Current measured using a clock pattern with driver terminated to 50ohms . V_{CC} = 3.3V, T_A = +25°C.

Output VOD vs. Load Resistance

