## Dual Output Power Switch with Inverting Input

## FEATURES

- Two Output Power Switches
- Total Output Drive - 200 mA Continuous
- 9-V to 35-V Supply Voltage Range
- Low Side or High Side Switch Configuration
- User Programmable Phasing of Output Switches
- Internal Output Over Voltage Clamp For Driving Inductive Loads


## DESCRIPTION

SiP 43101 is a dual power switch IC which contains all control and power switching circuitry required to drive resistive and inductive loads in industrial applications. The output switches are NPN power transistors which can be configured as either high-side or low-side switches. These switches can operate from voltages as high as 35 V and have a continuous output current rating of 200 mA , combined or individually. Internal zener diodes are provided to clamp the power switch voltages to safe levels when driving inductive loads. The IN1 pin is a non-inverting input which controls the output of switch 1. A 2-input Exclusive OR gate input controls switch 2, allowing

- Current Limit Protection
- Thermal Shutdown Protection
- UVLO With User Programmable Time Delay


## APPLICATIONS

- Optical Detectors for Factory Automation
switch 2 to be controlled by either an inverting or non-inverting control signal. SiP43101 contains under voltage lockout, UVLO, a user definable turn on delay, current limit, short circuit protection, and thermal shutdown.

SIP43101 is available in 16-pin TSSOP and PowerPAK® ${ }^{\circledR}$ MLP-44 packages for operation over the temperature range of -40 to $85^{\circ} \mathrm{C}$.

## TYPICAL APPLICATION CIRCUIT



## ABSOLUTE MAXIMUM RATINGS

```
V
C1, E1, C2, E2 ..................................................................
C1-E1, C2-E2 (clamped by internal circuitry) . . . . . . . . . . . . . . . . . . . . . }52\textrm{V
Output Current
Continuous for one Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 200 mA
Peak for one Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.3 A
```

FAULT Output Current ........................................................ 10 mA
FAULT Output Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17.5 V

Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65 to $150^{\circ} \mathrm{C}$
Junction Temperature ............................................. . -55 to $125^{\circ} \mathrm{C}$

Currents are positive into, negative out of the specificed terminal

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING RANGE



## SPECIFICATIONS

| Parameter | Symbol | Test Conditions Unless Specified $\mathrm{V}_{\mathrm{CC}}=25 \mathrm{~V}, \mathrm{IN} 1, \mathrm{IN} 2=0 \mathrm{~V}, \mathrm{IN} 1, \mathrm{IN} 2, \mathrm{INV} 2=5 \mathrm{~V}$ $C_{D E L}=10 \mathrm{nF}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}}$ | Limits |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min ${ }^{\text {a }}$ | Typ ${ }^{\text {b }}$ | Max ${ }^{\text {a }}$ |  |

## Power Supply

| Supply Voltage | $\mathrm{V}_{\mathrm{CC}}$ |  | 9 |  | 35 | V |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Current | $\mathrm{I}_{\mathrm{CC}}$ | -40 to $85^{\circ} \mathrm{C}$, Both Inputs Enabled |  | 6 | 9 | mA |

## Logic Inputs ( $\mathbf{I N}_{1}, \mathbf{I N}_{2 A}, \mathbf{I N}_{2 B}$ )

| Digital Input High Level | $\mathrm{V}_{\mathrm{IH}}$ |  | 3.5 |  | 9 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Digital Input Low Level | $\mathrm{V}_{\text {IL }}$ |  |  |  | 1.5 |  |
| Input Bias Current, Low Level | ILL | $\mathrm{IN}_{1}, \mathrm{IN}_{2 \mathrm{~A}}, \mathrm{IN}_{2 \mathrm{~B}}=0 \mathrm{~V}$ |  | -0.40 |  | $\mu \mathrm{A}$ |
| Input Bias Current, High Level | IIH | $\mathrm{IN}_{1}, \mathrm{IN}_{2 A}, \mathrm{IN}_{2 \mathrm{~B}}=5 \mathrm{~V}$ |  | 0.02 |  |  |

## Switches 1\&2-High Side Configuration

| Rise Time (Off to On) | $t_{r}$ | $\mathrm{R}_{\text {LOAD }}=250 \Omega$ to GND, $\mathrm{C}_{1}, \mathrm{C}_{2}=25 \mathrm{~V}$ |  | 300 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rise Tiem (On to Off) | $\mathrm{t}_{\mathrm{f}}$ |  |  | 300 |  |  |
| Saturation Voltage | $\mathrm{V}_{\text {SATHS }}$ | $\mathrm{R}_{\text {LOAD }}=125 \Omega$ to GND | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 1.3 | V |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ |  | 1.5 |  |
| Current Limit | ILIMHS | $\mathrm{R}_{\text {LOAD }}=0.25 \Omega$ to GND, $\mathrm{T}_{\text {A }}=25^{\circ} \mathrm{C}$ |  | 1.1 |  | A |
| Leakage Current | ILHS | $\mathrm{E}_{1}, \mathrm{E}_{2}=\mathrm{GND}, \mathrm{C}_{1}, \mathrm{C}_{2}=25 \mathrm{~V}, \mathrm{IN}_{1}, \mathrm{IN}_{2}, \mathrm{IN}_{2 \mathrm{~B}}=0 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| Voltabe Clamp | $\mathrm{V}_{\text {CLHS }}$ | Measure ( $\left.\mathrm{V}_{\mathrm{C} 1}-\mathrm{V}_{\mathrm{E} 1}\right)$ or $\left(\mathrm{V}_{\mathrm{C} 2}-\mathrm{V}_{\mathrm{E} 2}\right)$ |  | 52 |  | V |

## Switches 1\&2 - Low Side Configuration

| Rise Time (On to Off) | $\mathrm{t}_{\mathrm{r}}$ | $\mathrm{R}_{\text {LOAD }}=250 \Omega$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{L}_{\text {OAD }}=25 \mathrm{~V}$ to $\mathrm{C}_{1}, \mathrm{C}_{2}$ |  | 400 |  | ns |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Rise Tiem (Off to On) | $\mathrm{t}_{\mathrm{f}}$ |  |  | 350 |  |  |
| Saturation Voltage | $V_{\text {SATLS }}$ | $\mathrm{R}_{\text {LOAD }}=125 \Omega$ to $\mathrm{V}_{\text {CC }}$ | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ |  | 1.3 | V |
|  |  |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ |  | 1.5 |  |
| Current Limit | ILIMLS | $\mathrm{R}_{\text {LOAD }}=0.25 \Omega$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{T}_{\mathrm{A}}=25{ }^{\circ} \mathrm{C}$ |  | 1.1 |  | A |
| Leakage Current | ILLS | $\mathrm{E}_{1}, \mathrm{E}_{2}=\mathrm{GND}, \mathrm{C}_{1}, \mathrm{C}_{2}=25 \mathrm{~V}, \mathrm{IN}_{1}, \mathrm{IN}_{2 \mathrm{~A}}, \mathrm{IN}_{2 \mathrm{~B}}=0 \mathrm{~V}$ |  |  | 5 | $\mu \mathrm{A}$ |
| Voltabe Clamp | $\mathrm{V}_{\text {CLLS }}$ | Measure ( $\mathrm{V}_{\mathrm{C} 1}-\mathrm{V}_{\mathrm{E} 1}$ ) or $\left(\mathrm{V}_{\mathrm{C} 2}-\mathrm{V}_{\mathrm{E} 2}\right)$ |  | 52 |  | V |

## Turn-On Delay

| $C_{\text {DEL }}$ Maximum Voltage | $\mathrm{V}_{\mathrm{DEL}}$ |  |  | 4.7 |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{DEL}}$ Threshold | $\mathrm{V}_{\mathrm{DELTH}}$ |  |  | 4 |  |
| $\mathrm{I}_{\mathrm{CDEL}}$ | $\mathrm{I}_{\mathrm{CDEL}}$ |  |  | V |  |


| SPECIFICATIONS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Test Conditions Unless Specified$\begin{gathered} \mathrm{V}_{\mathrm{CC}}=25 \mathrm{~V}, \mathrm{IN} 1, \operatorname{IN} 2=0 \mathrm{~V}, \operatorname{IN} 1, \operatorname{IN} 2, \mathrm{INV} 2=5 \mathrm{~V} \\ \mathrm{C}_{\mathrm{DEL}}=10 \mathrm{nF}, \mathrm{~T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{J}} \end{gathered}$ | Limits |  |  | Unit |
|  |  |  | Mina ${ }^{\text {a }}$ | Typ ${ }^{\text {b }}$ | Max ${ }^{\text {a }}$ |  |
| FAULT Output |  |  |  |  |  |  |
| $\mathrm{V}_{\text {CESAT }}$ Conducting State (On) | $\mathrm{V}_{\text {SDON }}$ | 10 mA Load on FAULT |  | 0.4 |  | V |
| Operating Frequency |  |  |  |  |  |  |
| Switching Frequency | $\mathrm{f}_{\text {S }}$ |  |  |  | 25 | kHz |
| Under Voltage Lockout |  |  |  |  |  |  |
| UVLO Threshold | VuvLo |  | 7.5 | 8 | 8.5 | $v$ |
| UVLO Hysteresis | $\mathrm{V}_{\text {HYS }}$ |  | 0.4 | 0.5 | 0.6 |  |
| Thermal Shutdown |  |  |  |  |  |  |
| Thermal Shutdown Threshold | T |  |  | 160 |  |  |
| Hysteresis | THYS |  |  | 20 |  | ${ }^{\circ}$ |

Notes
a. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum ( $-40^{\circ}$ to $85^{\circ} \mathrm{C}$ ).
b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing and are measured at $\mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$ unless otherwise noted.

## PIN CONFIGURATION

TSSOP-16


| TSSOP-16 |  |  |
| :---: | :---: | :---: |
| ORDERING INFORMATION |  |  |
| Part Number | Temperature Range | Marking |
| SiP43101DQ-T1 | -40 to $85^{\circ} \mathrm{C}$ | 43101 |



## PIN DESCRIPTION

| Pin Number |  | Name | Function |
| :---: | :---: | :---: | :---: |
| TSSOP-16 | MLP44-16 |  |  |
| 1 | 15 | $\mathrm{V}_{\mathrm{CC}}$ | Positive Supply Voltage |
| 2 | 16 | FAULT | Open collector output that is switched low on in the event of Short Circuit or Thermal Shut Down. |
| 3 | 1 | $\mathrm{C}_{\text {deL }}$ | Connection for the external capacitor controlling the turn on delay. |
| $\begin{gathered} 4,10,12,13, \\ 15 \end{gathered}$ | 3, 7, 10, 11, 14 | NC | No connection |
| 5 | 2 | GND | Ground Pin. |
| 6 | 4 | $\mathrm{IN}_{2 \mathrm{~B}}$ | Input to the Exclusive OR controlling power switch 2. |
| 7 | 5 | $\mathrm{IN}_{2 \mathrm{~A}}$ | Input to the Exclusive OR controlling power switch 2. |
| 8 | 6 | $\mathrm{IN}_{1}$ | Input controlling power switch 1. |
| 9 | 8 | $\mathrm{C}_{1}$ | Collector of power switch 1. |
| 11 | 9 | $\mathrm{E}_{1}$ | Emitter of power switch 1. |
| 14 | 12 | $\mathrm{E}_{2}$ | Emitter of power switch 2. |
| 16 | 13 | $\mathrm{C}_{2}$ | Collector of power switch 2. |

## DETAILED PIN DESCRIPTION

$C_{\text {deL }}$

A capacitor connected to this pin is used to set the duration the turn on delay. The delay starts after the UVLO threshold has been reached.

## $\mathrm{IN}_{1}$

This pin controls the state of the output NPN switch 1. A Logic 0 holds the switch off while a Logic 1 turns the switch on.

## $\mathbf{I N}_{2 A}, \mathbf{I N}_{\mathbf{2 B}}$

These pins are the inputs to the Exclusive OR gate that controls the state of the output NPN switch 2. This allows the use of either a non-inverting or an inverted signal to control the switch. Refer to the truth table for the logic function description.

| $\mathbf{I N}_{\mathbf{2 A}}$ | $\mathbf{I N}_{\mathbf{2 B}}$ | SWITCH 2 |
| :---: | :---: | :---: |
| Low | Low | Off |
| Low | High | On |
| High | Low | On |
| High | High | Off |

## $E_{1}$

This pin is the emitter of Switch 1. This pin is connected to the load in the High-Side Switch configuration, and is connected to Ground in the Low-Side configuration.

## $E_{2}$

This pin is the emitter of switch 2. This pin is connected to the load in the High-Side switch configuration, and is connected to Ground in the Low-Side configuration.

## $\mathrm{C}_{1}$

This pin is the collector of switch 1 . This pin is connected to the $V_{\mathrm{CC}}$ in the High-Side switch configuration, and is connected to the load in the Low-Side configuration.
$C_{2}$

This pin is the collector of switch 2 . This pin is connected to the $\mathrm{V}_{\mathrm{CC}}$ in the High-Side switch configuration, and is connected to the load in the Low-Side configuration.

## FAULT

This pin is an open collector output that is pulled to Ground in the event of a short circuit, an overcurrent, or a thermal shut down

New Product
Vishay Siliconix

FUNCTIONAL BLOCK DIAGRAM


## DETAILED OPERATION

## Turn On Delay

The turn on delay prohibits the output switches from being turned on for a period of time after $\mathrm{V}_{\mathrm{CC}}$ has passed through 8 V and the undervoltage condition no longer exists. The UVLO function keeps the external $\mathrm{C}_{\text {DEL }}$ capacitor discharged until $\mathrm{V}_{\mathrm{CC}}$ is greater than 8 V . Subsequently, an internal $2.5-\mu \mathrm{A}$ current source charges the capacitor from GND to 4.7 V . A comparator detects when the voltage on $C_{\text {deL }}$ passes through 4 V and enables the output switches. The delay time is a function of the capacitor value and is defined as $1.6 \mathrm{~ms} / \mathrm{nF}$.

An external switch can be connected across the capacitor to disable the output switches and reset the time delay.

## Short Circuit and Overcurrent indication

When an overcurrent or short circuit condition occurs on either switch, the SiP43101 enters a hiccup current limiting mode. In this mode, the capacitor on $\mathrm{C}_{\text {DEL }}$ is discharged down to 3 V , thus turning off the output switches, and then is charged up to 4 V by a $2.5-\mu \mathrm{A}$ internal current source, thus turning the switches on again. If the overcurrent or short circuit condition remains this cycle will continue. The switches are enabled at a very low duty cycle, minimizing the power dissipation and protecting the switches from damage.

The FAULT output will switch to GND, indicating that an overload condition or short circuit condition exists.

