## IN90S2313DW,

# 8-BIT MICROCONTROLLER WITH 2K BYTES BUILD-IN Programmable Flash 

## Description

The IN90S2313 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the IN90S2313 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed. The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The IN90S2313 provides the following features: 2K bytes of In-System Programmable Flash, 128 bytes EEPROM, 128 bytes SRAM, 15 general purpose I/O lines, 32 general purpose working registers, flexible timer/counters with compare modes, internal and external interrupts, a programmable serial UART, programmable Watchdog Timer with internal oscillator, an SPI serial port for Flash Memory downloading and two software selectable power saving modes. The Idle Mode stops the CPU while allowing the SRAM, timer/counters, SPI port and interrupt system to continue functioning. The power down mode saves the register contents but freezes the oscillator, disabling all other chip functions until the next interrupt or hardware reset. The device is manufactured using Atmel's high density non-volatile memory technology. The on-chip In-System

Programmable Flash allows the program memory to be reprogrammed in-system through an SPI serial interface or by a conventional nonvolatile memory programmer. By combining an enhanced RISC 8-bit CPU with In-System Programmable Flash on a monolithic chip, the Atmel IN90S2313 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The IN90S2313 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

## Features

- AVR - High Performance and Low Power RISC Architecture
- 118 Powerful Instructions - Most Single Clock Cycle Execution
- 2K bytes of In-System Reprogrammable Flash
- SPI Serial Interface for Program Downloading
- Endurance: 1,000 Write/Erase Cycles
- 128 bytes EEPROM
- Endurance: 100,000 Write/Erase Cycles
- 128 bytes Internal RAM
- $32 \times 8$ General Purpose Working Registers
- 15 Programmable I/O Lines
- $V_{c c}$ : 2.7-6.0V
- Fully Static Operation
- 0-10 MHz, 4.0-6.0V
- 0-4 MHz, 2.7-6.0V
- Up to 10 MIPS Throughput at $10 \mathbf{~ M H z}$
- One 8-Bit Timer/Counter with Separate Prescaler
- One 16-Bit Timer/Counter with Separate Prescaler and Compare and Capture Modes
- Full Duplex UART
- Selectable 8, 9 or 10 bit PWM
- External and Internal Interrupt Sources
- Programmable Watchdog Timer with On-Chip Oscillator
- On-Chip Analog Comparator
- Low Power Idle and Power Down Modes
- Programming Lock for Software Security
- 20-Pin Device


## IN90S2313DW,

Block Diagram


## IN90S2313DW,

## Pin Descriptions

VCC
Supply voltage pin.
GND
Ground pin.
Port B (PB7..PB0)
Port $B$ is an 8-bit bi-directional I/O port. Port pins can provide internal pull-up resistors (selected for each bit). PB0 and PB1 also serve as the positive input (AINO) and the negative input
 (AIN1), respectively, of the on-chip analog comparator. The Port B output buffers can sink 20 mA and can drive LED displays directly. When pins PB0 to PB7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. Port B also serves the functions of various special features of the IN90S2313 as listed on page 38.
Port D (PD6..PDO)
Port D has seven bi-directional I/O pins with internal pull-up resistors, PD6..PDO. The Port D output buffers can sink 20 mA . As inputs, Port D pins that are externally pulled low will source current if the pullup resistors are activated.
Port D also serves the functions of various special features of the IN90S2313 as listed on page 43.

## RESET

Reset input. A low on this pin for two machine cycles while the oscillator is running resets the device.
XTAL1
Input to the inverting oscillator amplifier and input to the internal clock operating circuit.
XTAL2
Output from the inverting oscillator amplifier

## Crystal Oscillator

XTAL1 and XTAL2 are input and output, respectively, of an inverting amplifier which can be configured for use as an on-chip oscillator. Either a quartz crystal or a ceramic resonator may be used. To drive the device from an external clock source, XTAL2 should be left unconnected while XTAL1 is driven.

Oscillator Connections


## External Clock Drive Configuration



## Architectural Overview

The fast-access register file concept contains $32 \times 8$-bit general purpose working registers with a single clock cycle access time. This means that during one single clock cycle, one ALU (Arithmetic Logic Unit) operation is executed. Two operands are output from the register file, the operation is executed, and the result is stored back in the register file -in one clock cycle.
Six of the 32 registers can be used as three 16-bits indirect address register pointers for Data Space addressing -enabling efficient address calculations. One of the three address pointers is also used as the address pointer for the constant table look up function. These added function registers are the 16 -bits X register, Y-register and Z-register. The ALU supports arithmetic and logic functions between registers or between a constant and a register. Single register operations are also executed in the ALU.
In addition to the register operation, the conventional memory addressing modes can be used on the register file as well. This is enabled by the fact that the register file is assigned the 32 lowermost Data Space addresses ( $\$ 00-\$ 1 F$ ), allowing them to be accessed as though they were ordinary memory locations.
The I/O memory space contains 64 addresses for CPU peripheral functions as Control Registers, Timer/Counters, A/D-converters, and other I/O functions. The I/O memory can be accessed directly, or as the Data Space locations following those of the register file, \$20-\$5F.
The AVR has Harvard architecture - with separate memories and buses for program and data. The program memory is accessed with a two stage pipeline. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept enables instructions to be executed in every clock cycle. The program memory is In-system Programmable Flash memory.
With the relative jump and call instructions, the whole 1 K address space is directly accessed. Most AVR instructions have a single 16-bit word format. Every program memory address contains a 16- or 32-bit instruction.
During interrupts and subroutine calls, the return address program counter (PC) is stored on the stack. The stack is effectively allocated in the general data SRAM, and consequently the stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP in the reset routine (before subroutines or interrupts are executed). The 8 -bit stack pointer SP is read/write accessible in the I/O space.
The 128 bytes data SRAM + register file and I/O registers can be easily accessed through the five different addressing modes supported in the AVR architecture.
The memory spaces in the AVR architecture are all linear and regular memory maps.

## IN90S2313DW,

AVR Enhanced RISC Architecture


Memory Maps


## IN90S2313DW,

REGISTER SUMMARY

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$3F (\$5F) | SREG | 1 | T | H | S | V | N | Z | C | 17 |
| \$3E (\$5E) | Reserved |  |  |  |  |  |  |  |  |  |
| \$3D (\$5D) | SPL | SP7 | SP6 | SP5 | SP4 | SP3 | SP2 | SP1 | SP0 | 18 |
| \$3C (\$5C) | Reserved |  |  |  |  |  |  |  |  |  |
| \$3B (\$5B) | GIMSK | INT1 | INTO | - | - | - | - | - | - | 23 |
| \$3A (\$5A) | GIFR | INTF1 | INTF0 |  |  |  |  |  |  | 23 |
| \$39 (\$59) | TIMSK | TOIE1 | OCIE1A | - | - | TICIE1 | - | TOIE0 | - | 23 |
| \$38 (\$58) | TIFR | TOV1 | OCF1A | - | - | ICF1 | - | TOV0 | - | 24 |
| \$37 (\$57) | Reserved |  |  |  |  |  |  |  |  |  |
| \$36 (\$56) | Reserved |  |  |  |  |  |  |  |  |  |
| \$35 (\$55) | MCUCR | - | - | SE | SM | ISC11 | ISC10 | ISC01 | ISC00 | 25 |
| \$34 (\$54) | Reserved |  |  |  |  |  |  |  |  |  |
| \$33 (\$53) | TCCR0 | - | - | - | - | - | CSO2 | CS01 | CSOO | 28 |
| \$32 (\$52) | TCNT0 | Timer/Cou | (0 (8 Bit) |  |  |  |  |  |  | 29 |
| \$31 (\$51) | Reserved |  |  |  |  |  |  |  |  |  |
| \$30 (\$50) | Reserved |  |  |  |  |  |  |  |  |  |
| \$2F (\$4F) | TCCR1A | COM1A1 | COM1A0 | - | - | - | - | PWM11 | PWM10 | 30 |
| \$2E (\$4E) | TCCR1B | ICNC1 | ICES1 | . | - | CTC1 | CS12 | CS11 | CS10 | 31 |
| \$2D (\$4D) | TCNT1H | Timer/Counte | - Counter R | ster High B |  |  |  |  |  | 32 |
| \$2C (\$4C) | TCNT1L | Timer/Counte | - Counter R | gister Low By |  |  |  |  |  | 32 |
| \$2B (\$4B) | OCR1AH | Timer/Counte | - Compare | egister High |  |  |  |  |  | 32 |
| \$2A (\$4A) | OCR1AL | Timer/Counte | - Compare | egister Low |  |  |  |  |  | 32 |
| \$29 (\$49) | Reserved |  |  |  |  |  |  |  |  |  |
| \$28 (\$48) | Reserved |  |  |  |  |  |  |  |  |  |
| \$27 (\$47) | Reserved |  |  |  |  |  |  |  |  |  |
| \$26 (\$46) | Reserved |  |  |  |  |  |  |  |  |  |
| \$25 (\$45) | ICR1H | Timer/Counte | - Input Cap | Register H | Byte |  |  |  |  | 33 |
| \$24 (\$44) | ICR1L | Timer/Counte | - Input Cap | Register L | Byte |  |  |  |  | 33 |
| \$23 (\$43) | Reserved |  |  |  |  |  |  |  |  |  |
| \$22 (\$42) | Reserved |  |  |  |  |  |  |  |  |  |
| \$21 (\$41) | WDTCR | - | - | - | WDTOE | WDE | WDP2 | WDP1 | WDP0 | 35 |
| \$20 (\$40) | Reserved |  |  |  |  |  |  |  |  |  |
| \$1F (\$3F) | Reserved |  |  |  |  |  |  |  |  |  |
| \$1E (\$3E) | EEAR |  | EPROM Ad | ess Register |  |  |  |  |  | 36 |
| \$1D (\$3D) | EEDR | EEPROM Da | register |  |  |  |  |  |  | 37 |
| \$1C (\$3C) | EECR | - | - | - | - | - | EEMWE | EEWE | EERE | 37 |
| \$1B (\$3B) | Reserved |  |  |  |  |  |  |  |  |  |
| \$1A (\$3A) | Reserved |  |  |  |  |  |  |  |  |  |
| \$19 (\$39) | Reserved |  |  |  |  |  |  |  |  |  |
| \$18 (\$38) | PORTB | PORTB7 | PORTB6 | PORTB5 | PORTB4 | PORTB3 | PORTB2 | PORTB1 | PORTB0 | 46 |
| \$17 (\$37) | DDRB | DDB7 | DDB6 | DDB5 | DDB4 | DDB3 | DDB2 | DDB1 | DDB0 | 46 |
| \$16 (\$36) | PINB | PINB7 | PINB6 | PINB5 | PINB4 | PINB3 | PINB2 | PINB1 | PINB0 | 46 |
| \$15 (\$35) | Reserved |  |  |  |  |  |  |  |  |  |
| \$14 (\$34) | Reserved |  |  |  |  |  |  |  |  |  |
| \$13 (\$33) | Reserved |  |  |  |  |  |  |  |  |  |
| \$12 (\$32) | PORTD | - | PORTD6 | PORTD5 | PORTD4 | PORTD3 | PORTD2 | PORTD1 | PORTD0 | 51 |
| \$11 (\$31) | DDRD | - | DDD6 | DDD5 | DDD4 | DDD3 | DDD2 | DDD1 | DDD0 | 51 |
| \$10 (\$30) | PIND | - | PIND6 | PIND5 | PIND4 | PIND3 | PIND2 | PIND1 | PIND0 | 51 |

IN90S2313DW,
REGISTER SUMMARY (Continued)

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| \$0F (\$2F) | Reserved |  |  |  |  |  |  |  |  |  |
| \$0E (\$2E) | Reserved |  |  |  |  |  |  |  |  |  |
| \$0D (\$2D) | Reserved |  |  |  |  |  |  |  |  |  |
| \$0C (\$2C) | UDR | UART I/O D | egister |  |  |  |  |  |  | 40 |
| \$0B (\$2B) | USR | RXC | TXC | UDRE | FE | OR | - | - | - | 40 |
| \$0A (\$2A) | UCR | RXCIE | TXCIE | UDRIE | RXEN | TXEN | CHR9 | RXB8 | TXB8 | 41 |
| \$09 (\$29) | UBRR | UART Baud Rate Register |  |  |  |  |  |  |  | 43 |
| \$08 (\$28) | ACSR | ACD | - | ACO | ACI | ACIE | ACIC | ACIS1 | ACISO | 44 |
| $\ldots$ | Reserved |  |  |  |  |  |  |  |  |  |
| \$00 (\$20) | Reserved |  |  |  |  |  |  |  |  |  |

## Instruction Set Summary

| Mnemonics | Operands | Description | Operation | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC AND LOGIC INSTRUCTIONS |  |  |  |  |  |
| ADD | Rd, Rr | Add two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}+\mathrm{Rr}$ | Z,C,N,V,H | 1 |
| ADC | Rd, Rr | Add with Carry two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}+\mathrm{Rr}+\mathrm{C}$ | Z,C,N,V,H | 1 |
| ADIW | Rdl, K | Add Immediate to Word | Rdh:Rdl $\leftarrow$ Rdh:Rdl +K | Z,C,N,V,S | 2 |
| SUB | Rd, Rr | Subtract two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{Rr}$ | Z,C,N,V,H | 1 |
| SUBI | Rd, K | Subtract Constant from Register | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{K}$ | Z,C,N,V,H | 1 |
| SBIW | Rdi, K | Subtract Immediate from Word | Rdh:RdI $\leftarrow$ Rdh:Rdl - K | Z,C,N,V,S | 2 |
| SBC | Rd, Rr | Subtract with Carry two Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{Rr}-\mathrm{C}$ | Z,C,N,V,H | 1 |
| SBCI | Rd, K | Subtract with Carry Constant from Reg. | $\mathrm{Rd} \leftarrow \mathrm{Rd}-\mathrm{K}-\mathrm{C}$ | Z,C,N,V,H | 1 |
| AND | Rd, Rr | Logical AND Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{Rr}$ | Z,N,V | 1 |
| ANDI | Rd, K | Logical AND Register and Constant | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{K}$ | Z,N,V | 1 |
| OR | Rd, Rr | Logical OR Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd} v \mathrm{Rr}$ | Z,N,V | 1 |
| ORI | Rd, K | Logical OR Register and Constant | $\mathrm{Rd} \leftarrow \mathrm{Rdv} \mathrm{K}$ | Z,N,V | 1 |
| EOR | Rd, Rr | Exclusive OR Registers | $\mathrm{Rd} \leftarrow \mathrm{Rd} \oplus \mathrm{Rr}$ | Z,N,V | 1 |
| COM | Rd | One's Complement | $\mathrm{Rd} \leftarrow$ \$FF - Rd | Z,C,N,V | 1 |
| NEG | Rd | Two's Complement | $\mathrm{Rd} \leftarrow \$ 00-\mathrm{Rd}$ | Z,C,N,V,H | 1 |
| SBR | Rd, K | Set Bit(s) in Register | $\mathrm{Rd} \leftarrow \mathrm{Rd} \mathrm{vK}$ | Z,N,V | 1 |
| CBR | Rd, K | Clear Bit(s) in Register | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet(\$ \mathrm{FF}-\mathrm{K})$ | Z,N,V | 1 |
| INC | Rd | Increment | $\mathrm{Rd} \leftarrow \mathrm{Rd}+1$ | Z,N,V | 1 |
| DEC | Rd | Decrement | $\mathrm{Rd} \leftarrow \mathrm{Rd}-1$ | Z,N,V | 1 |
| TST | Rd | Test for Zero or Minus | $\mathrm{Rd} \leftarrow \mathrm{Rd} \bullet \mathrm{Rd}$ | Z,N,V | 1 |
| CLR | Rd | Clear Register | $\mathrm{Rd} \leftarrow \mathrm{Rd} \oplus \mathrm{Rd}$ | Z,N,V | 1 |
| SER | Rd | Set Register | $\mathrm{Rd} \leftarrow$ \$ FF | None | 1 |
| BRANCH INSTRUCTIONS |  |  |  |  |  |
| RJMP | k | Relative Jump | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 2 |
| IJMP |  | Indirect Jump to (Z) | $\mathrm{PC} \leftarrow \mathrm{z}$ | None | 2 |
| RCALL | k | Relative Subroutine Call | $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 3 |
| ICALL |  | Indirect Call to (Z) | $\mathrm{PC} \leftarrow \mathrm{Z}$ | None | 3 |
| RET |  | Subroutine Return | $\mathrm{PC} \leftarrow$ STACK | None | 4 |
| RETI |  | Interrupt Return | $\mathrm{PC} \leftarrow$ STACK | 1 | 4 |
| CPSE | Rd, Rr | Compare, Skip if Equal | if ( $\mathrm{Rd}=\mathrm{Rr}$ ) $\mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2 |
| CP | $\mathrm{Rd}, \mathrm{Rr}$ | Compare | $\mathrm{Rd}-\mathrm{Rr}$ | Z, N,V,C,H | 1 |
| CPC | Rd, Rr | Compare with Carry | Rd-Rr-C | Z, N,V,C,H | 1 |
| CPI | Rd, K | Compare Register with Immediate | Rd K | Z, N,V,C,H | 1 |
| SBRC | $\mathrm{Rr}, \mathrm{b}$ | Skip if Bit in Register Cleared | if $(\operatorname{Rr}(\mathrm{b})=0) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2 |
| SBRS | $\mathrm{Rr}, \mathrm{b}$ | Skip if Bit in Register is Set | if $(\operatorname{Rr}(\mathrm{b})=1) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2 |
| SBIC | P, b | Skip if Bit in I/O Register Cleared | if $(\mathrm{P}(\mathrm{b})=0) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | $1 / 2$ |

IN90S2313DW,
Instruction Set Summary (Continued)

| Mnemonics | Operands | Description | Operation | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SBIS | P, b | Skip if Bit in I/O Register is Set | if $(\mathrm{R}(\mathrm{b})=1) \mathrm{PC} \leftarrow \mathrm{PC}+2$ or 3 | None | 1/2 |
| BRBS | s, k | Branch if Status Flag Set | if (SREG(s) $=1$ ) then PC $\leftarrow P C+k+1$ | None | 1/2 |
| BRBC | s, k | Branch if Status Flag Cleared | if (SREG(s) $=0$ ) then PC $\leftarrow P C+k+1$ | None | 1/2 |
| BREQ | k | Branch if Equal | if $(\mathrm{Z}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRNE | k | Branch if Not Equal | if $(\mathrm{Z}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRCS | k | Branch if Carry Set | if ( $\mathrm{C}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRCC | k | Branch if Carry Cleared | if $(\mathrm{C}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRSH | k | Branch if Same or Higher | if $(\mathrm{C}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRLO | k | Branch if Lower | if ( $\mathrm{C}=1$ ) then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRMI | k | Branch if Minus | if $(\mathrm{N}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRPL | k | Branch if Plus | if $(\mathrm{N}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRGE | k | Branch if Greater or Equal, Signed | if $(\mathrm{N} \oplus \mathrm{V}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRLT | k | Branch if Less Than Zero, Signed | if $(\mathrm{N} \oplus \mathrm{V}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRHS | k | Branch if Half Carry Flag Set | if $(\mathrm{H}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRHC | k | Branch if Half Carry Flag Cleared | if $(\mathrm{H}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRTS | k | Branch if T Flag Set | if $(\mathrm{T}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRTC | k | Branch if T Flag Cleared | if $(\mathrm{T}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRVS | k | Branch if Overflow Flag is Set | if $(\mathrm{V}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRVC | k | Branch if Overflow Flag is Cleared | if $(\mathrm{V}=0)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRIE | k | Branch if Interrupt Enabled | if $(\mathrm{I}=1)$ then $\mathrm{PC} \leftarrow \mathrm{PC}+\mathrm{k}+1$ | None | 1/2 |
| BRID | k | Branch if Interrupt Disabled | if $(1=0)$ then $P C \leftarrow P C+k+1$ | None | 1/2 |
| DATA TRANSFER INSTRUCTIONS |  |  |  |  |  |
| MOV | Rd, Rr | Move Between Registers | $\mathrm{Rd} \leftarrow \mathrm{Rr}$ | None | 1 |
| LDI | Rd, K | Load Immediate | $\mathrm{Rd} \leftarrow \mathrm{K}$ | None | 1 |
| LD | Rd, X | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{X})$ | None | 2 |
| LD | Rd, $\mathrm{X}+$ | Load Indirect and Post-Inc. | $\mathrm{Rd} \leftarrow(\mathrm{X}), \mathrm{X} \leftarrow \mathrm{X}+1$ | None | 2 |
| LD | Rd, - X | Load Indirect and Pre-Dec. | $X \leftarrow X 1, R d \leftarrow(X)$ | None | 2 |
| LD | Rd, Y | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{Y})$ | None | 2 |
| LD | Rd, Y+ | Load Indirect and Post-Inc. | $R d \leftarrow(Y), Y \leftarrow Y+1$ | None | 2 |
| LD | Rd, - Y | Load Indirect and Pre-Dec. | $Y \leftarrow Y 1, R d \leftarrow(Y)$ | None | 2 |
| LDD | $\mathrm{Rd}, \mathrm{Y}+\mathrm{q}$ | Load Indirect with Displacement | $\mathrm{Rd} \leftarrow(\mathrm{Y}+\mathrm{q})$ | None | 2 |
| LD | Rd, Z | Load Indirect | $\mathrm{Rd} \leftarrow(\mathrm{Z})$ | None | 2 |
| LD | Rd, $\mathbf{Z}^{+}$ | Load Indirect and Post-Inc. | $\mathrm{Rd} \leftarrow(\mathrm{Z}), \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None | 2 |
| LD | Rd, -Z | Load Indirect and Pre-Dec. | $Z \leftarrow Z-1, R d \leftarrow(Z)$ | None | 2 |
| LDD | Rd, $\mathrm{Z}+\mathrm{q}$ | Load Indirect with Displacement | $\mathrm{Rd} \leftarrow(\mathrm{Z}+\mathrm{q})$ | None | 2 |
| LDS | Rd, k | Load Direct from SRAM | $\mathrm{Rd} \leftarrow(\mathrm{k})$ | None | 2 |
| ST | $\mathrm{X}, \mathrm{Rr}$ | Store Indirect | $(X) \leftarrow \operatorname{Rr}$ | None | 2 |
| ST | $\mathrm{X}+$, Rr | Store Indirect and Post-Inc. | $(X) \leftarrow R \mathrm{R}, \mathrm{X} \leftarrow \mathrm{X}+1$ | None | 2 |
| ST | - X, Rr | Store Indirect and Pre-Dec. | $X \leftarrow P-1,(X) \leftarrow R \mathrm{Rr}$ | None | 2 |
| ST | Y, Rr | Store Indirect | $(Y) \leftarrow \operatorname{Rr}$ | None | 2 |
| ST | $\mathrm{Y}+$, Rr | Store Indirect and Post-Inc. | $(\mathrm{Y}) \leftarrow \mathrm{Rr}, \mathrm{Y} \leftarrow \mathrm{Y}+1$ | None | 2 |
| ST | - Y, Rr | Store Indirect and Pre-Dec. | $Y \leftarrow Y-1,(Y) \leftarrow R \mathrm{Rr}$ | None | 2 |
| STD | $\mathrm{Y}+\mathrm{q}, \mathrm{Rr}$ | Store Indirect with Displacement | $(Y+q) \leftarrow R \mathrm{Rr}$ | None | 2 |
| ST | Z, Rr | Store Indirect | $(\mathrm{Z}) \leftarrow \mathrm{Rr}$ | None | 2 |
| ST | Z+, Rr | Store Indirect and Post-Inc. | $(Z) \leftarrow \operatorname{Rr}, \mathrm{Z} \leftarrow \mathrm{Z}+1$ | None | 2 |
| ST | -Z, Rr | Store Indirect and Pre-Dec. | $\mathrm{Z} \leftarrow \mathrm{Z}-1,(\mathrm{Z}) \leftarrow \mathrm{Rr}$ | None | 2 |
| STD | $\mathrm{Z}+\mathrm{q}, \mathrm{Rr}$ | Store Indirect with Displacement | $(Z+q) \leftarrow \operatorname{Rr}$ | None | 2 |
| STS | k, Rr | Store Direct to SRAM | $(\mathrm{k}) \leftarrow \mathrm{Rr}$ | None | 2 |
| LPM |  | Load Program Memory | $\mathrm{R} 0 \leftarrow(\mathrm{Z})$ | None | 3 |

IN90S2313DW,

## Instruction Set Summary (Continued)

| Mnemonics | Operands | Description | Operation | Flags | \#Clocks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| IN | Rd, P | In Port | $\mathrm{Rd} \leftarrow \mathrm{P}$ | None | 1 |
| OUT | $\mathrm{P}, \mathrm{Rr}$ | Out Port | $\mathrm{P} \leftarrow \mathrm{Rr}$ | None | 1 |
| PUSH | Rr | Push Register on Stack | STACK $\leftarrow \mathrm{Rr}$ | None | 2 |
| POP | Rd | Pop Register from Stack | $\mathrm{Rd} \leftarrow \mathrm{STACK}$ | None | 2 |
| BIT AND BIT-TEST INSTRUCTIONS |  |  |  |  |  |
| SBI | $\mathrm{P}, \mathrm{b}$ | Set Bit in I/O Register | $\mathrm{l} / \mathrm{O}(\mathrm{P}, \mathrm{b}) \leftarrow 1$ | None | 2 |
| CBI | P, b | Clear Bit in I/O Register | $\mathrm{l} / \mathrm{O}(\mathrm{P}, \mathrm{b}) \leftarrow 0$ | None | 2 |
| LSL | Rd | Logical Shift Left | $\mathrm{Rd}(\mathrm{n}+1) \leftarrow \operatorname{Rd}(\mathrm{n}), \mathrm{Rd}(0) \leftarrow 0$ | Z,C,N, V | 1 |
| LSR | Rd | Logical Shift Right | $\operatorname{Rd}(\mathrm{n}) \leftarrow \operatorname{Rd}(\mathrm{n}+1), \operatorname{Rd}(7) \leftarrow 0$ | Z,C,N,V | 1 |
| ROL | Rd | Rotate Left Through Carry | $\begin{gathered} \operatorname{Rd}(0) \leftarrow C, \operatorname{Rd}(\mathrm{n}+1) \leftarrow \\ \operatorname{Rd}(\mathrm{n}), \mathrm{C} \leftarrow \operatorname{Rd}(7) \\ \hline \end{gathered}$ | Z,C,N,V | 1 |
| ROR | Rd | Rotate Right Through Carry | $\operatorname{Rd}(7) \leftarrow C, \operatorname{Rd}(n) \leftarrow$ <br> $\mathrm{Rd}(\mathrm{n}+1), \mathrm{C} \leftarrow \mathrm{Rd}(0)$ | Z,C,N,V | 1 |
| ASR | Rd | Arithmetic Shift Right | $\mathrm{Rd}(\mathrm{n}) \leftarrow \mathrm{Rd}(\mathrm{n}+1), \mathrm{n}=0 . .6$ | Z,C,N,V | 1 |
| SWAP | Rd | Swap Nibbles | $\underset{.0)}{\operatorname{Rd}(3 . .0) \leftarrow \operatorname{Rd}(7 . .4), \operatorname{Rd}(7 . .4) \leftarrow \operatorname{Rd}(3 .}$ | None | 1 |
| BSET | s | Flag Set | SREG(s) $\leftarrow 1$ | SREG(s) | 1 |
| BCLR | s | Flag Clear | SREG(s) $\leftarrow 0$ | SREG(s) | 1 |
| BST | Rr, b | Bit Store from Register to T | $\mathrm{T} \leftarrow \operatorname{Rr}(\mathrm{b})$ | T | 1 |
| BLD | Rd, b | Bit load from T to Register | $\mathrm{Rd}(\mathrm{b}) \leftarrow \mathrm{T}$ | None | 1 |
| SEC |  | Set Carry | $C \leftarrow 1$ | C | 1 |
| CLC |  | Clear Carry | $\mathrm{C} \leftarrow 0$ | C | 1 |
| SEN |  | Set Negative Flag | $\mathrm{N} \leftarrow 1$ | N | 1 |
| CLN |  | Clear Negative Flag | $\mathrm{N} \leftarrow 0$ | N | 1 |
| SEZ |  | Set Zero Flag | $\mathrm{Z} \leftarrow 1$ | Z | 1 |
| CLZ |  | Clear Zero Flag | $\mathrm{Z} \leftarrow 0$ | Z | 1 |
| SEI |  | Global Interrupt Enable | $1 \leftarrow 1$ | 1 | 1 |
| CLI |  | Global Interrupt Disable | $1 \leftarrow 0$ | 1 | 1 |
| SES |  | Set Signed Test Flag | $\mathrm{S} \leftarrow 1$ | S | 1 |
| CLS |  | Clear Signed Test Flag | $S \leftarrow 0$ | S | 1 |
| SEV |  | Set Twos Complement Overflow | $V \leftarrow 1$ | V | 1 |
| CLV |  | Clear Twos Complement Overflow | $\mathrm{V} \leftarrow 0$ | V | 1 |
| SET |  | Set T in SREG | $\mathrm{T} \leftarrow 1$ | T | 1 |
| CLT |  | Clear T in SREG | $\mathrm{T} \leftarrow 0$ | T | 1 |
| SEH |  | Set Half Carry Flag in SREG | $\mathrm{H} \leftarrow 1$ | H | 1 |
| CLH |  | Clear Half Carry Flag in SREG | $\mathrm{H} \leftarrow 0$ | H | 1 |
| NOP |  | No Operation |  | None | 1 |
| SLEEP |  | Sleep | (see specific descr. for Sleep function) | None | 3 |
| WDR |  | Watchdog Reset | (see specific descr. for WDR/timer) | None | 1 |

## IN90S2313DW,

## MS-013AC Package dimensions



|  | A | $\mathrm{A}_{1}$ | B | C | D | E | e | $\mathrm{e}_{1}$ | H | h | L | $\alpha$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| mm |  |  |  |  |  |  |  |  |  |  |  |  |
| min | 2.35 | 0.10 | 0.33 | 0.23 | 12.60 | 7.40 | 1.27 | 9.53 | 10.00 | 0.25 | 0.40 | 0 |
| $\max$ | 2.65 | 0.30 | 0.51 | 0.32 | 13.00 | 7.60 | (nom) | (nom) | 10.65 | 0.75 | 1.27 | 8 |

