
TELEDYNE SEMICONDUCTOR The Analog Signal Processing Company

TSC9110 TSC9111

HIGH-VOLTAGE SWITCHMODE CONTROLLERS




}

- 10 to 120 V Input Range
- **■** Current-mode Control
- High-Speed, Source-Sink Output Drive
 High Efficiency Operation > 80%
- Internal Start-up Circuit
- Internal Oscillator (up to 1 MHz)
- Reference Selection
 - TSC9110±1%
 TSC9111+10%

Applications

- DC/DC Converters
- Distributed Power Systems
- ISDN Equipment
- **PBX Equipment**
- Modems

Functional Diagram



T-58-11-31

General Description

The TSC9110/TSC9111 are D/CMOS integrated circuits designed for use as high-performance switchmode controllers. A high-woltage DMOS input allows the controller to work over a wide range of input voltages (10- to 120-VDC). Current-mode PWM control circuitry is implemented in CMOS to reduce internal power consumption to less than 10 mW.

The on-chip oscillator frequency is set by an external resistor, and can be easily synchronized to an external system clock. SHUTDOWN and RESET inputs allow external logic control, and these inputs can also be used to provide a variable shutdown time for fault protection. A push-pull output driver provides high-speed switching for MOSPOWER devices large enough to supply 50 W of output power. When combined with an output MOSFET and transformer, the TSC9110 or TSC9111 can be used to implement most single-ended power converter topologies (i.e., flyback and forward).


The TSC9110 and TSC9111 are available in 14-pin plastic, SO-IC and CerDIP packages, and are specified over the military, M suffix (-55 to +125°C) and industrial, E suffix (-40 to +85°C) temperature ranges.

Absolute Maximum Ratings

Voltage Referenced to -V _{IN}
Voo
V _{CC}
TVIN
Logic Inputs (RESET, SHUTDOWN,
OSC IN)
Linear Inputs (FEEDBACK, SENSE) 0.3 V to 7.0 V
HV Preregulator Input Current (continuous) 3 mA
Storage Temperature (M, E Suffix)65 to +150°C
Operating Temperature (M Suffix)55 to +125°C
(E Suffix)40 to +85°C
Junction Temperature (T _J)+ 150°C
Power Dissipation (Package)¹ 14-Pin Ceramic DIP (K Suffix)² 1000 mW 14-Pin Plastic DIP (J Suffix)³ 750 mW 14-Pin SO-IC (Y Suffix)⁴ 800 mW
Thermal Impedance (θ _{JA})
14-Pin Ceramic DIP + 100°C/W
14-Pin Plastic DIP+ 167°C/W
14-Pin SO-IC
NOTES: 1Device mounted with all leads soldered or welded to PC board
² Derate 10 mW/°C above +50°C ³ Derate 6 mW/°C above +25°C
-Delifie o IIIM -O goode +50-O

4Derate 7 mW/°C above +25°C

Pin Configuration



SWITCHMODE CONTROLLERS

TSC9110 TSC9111

Electrical Characteristics: DISCHARGE = $-V_{IN} = 0$ V, $V_{CC} = 10$ V, $+V_{IN} = 48$ V, $R_{BIAS} = 390$ k Ω , $R_{OSC} = 330$ k Ω , T = +25°C, unless otherwise indicated.

					LIMITS M SUFFIX E SUFFIX			
SYMBOL	PARAMETER	CONDITIONS	TYPs		+125°C MAX	-40 to		UNIT
Reference								
V _R	Output Voltage	$R_L = 10 M\Omega$ (See Detailed Description)	4.0					V
Zour	Output Impedance		30		· ·			kΩ
	Short Circuit Current	V _{REF} = -V _{IN}	100					μΑ
	Temperature Stability	See Note 3	1					mV/°C
Oscillator fosc	Maximum Frequency	R _{OSC} = 0	3	1		1		MHz
	Initial Accuracy	See Note 4	100	80	120	80	120	kHz
Vosc	Voltage Stability	9.5 V≤V _{CC} ≤ = 13.5 V	±3					%
	Temperature Coefficient	See Note 3	500					ppm/∾
Error Ampl	lifler FB tied to COMP TSC9110	4.00	3.96	4.04	3.96	4.04	V	
V _{FB}	Feedback Input Voltage	See Detailed Description Reference Section TSC9111	4.00	3.60	4.40	3.60	4.40	٧
	Input BIAS Current	V _{FB} = 4.0 V	25		500		500	nA
Avol	Open Loop Voltage Gain		80	60		60		dB
	Unity Gain Bandwidth		1					MHz
Zour	Output Impedance		50					kΩ
Гоит	Output Current	Source V _{FB} = 3.4 V Sink V _{FB} = 4.5 V	2.0 0.15	1.4 ,12		1.4 .12		mA .mA
PSRR	Power Supply Rejection	9.5 V≤V _{CC} ≤ = 13.5 V	70					dB
Current Lis V _{SOURCE}	mit Threshold Voltage	V _{FB} = 0 V	1.2	1.0	1.4	1.0	1.4	. V
td	Delay to Output	V _{SENSE} = 1.4 V, See Figure 1	100		150		150	ns
Preregulate +V _{IN}	or/Startup Input Voltage	l _{IN} = 10 μA			120		120	٧
+l _{iN}	Input Leakage Current	V _{CC} ≥9.4 V			10		10	μА
	V _{CO} Preregulator Turn-OFF Threshold Voltage	I _{PREREGULATOR} = 10 μA	8.6		9,4		9,4	٧
	Undervoltage Lockout	I _{OUTPUT} = 1 mA (See Detailed Description)	8.1		WWW 8.9	.DataSh	eet4y.co	om v

SWITCHMODE CONTROLLERS

T-58-11-31

Electrical Characteristics (Cont.):

DISCHARGE = $-V_{IN}$ = 0 V, V_{CC} = 10 V, $+V_{IN}$ = 48 V, R_{BIAS} = 390 k Ω , R_{OSC} = 330 k Ω , T = +25°C, unless otherwise indicated.

· · ·						JFFIX +125°C	LIMITS E SUFFIX -40 to +85°C		
SYMBOL	PARAMETER	CONDITIONS		TYP2	MIN	MAX	MIN	MAX	UNIT
Supply									
loc	Supply Current			0.6		1.0		1.0	mA
IBIAS	Blas Current			15					μА
Logic	OLUMN D. I.	C _L = 500 pF				400		100	
. t _{SD} .	SHUTDOWN Delay	V _{SENSE} = -V _{IN} See Figure 2		50		100		100	ns
tsw	SHUTDOWN Pulse Width	See Figure 3			50		50		ns
t _{PW}	RESET Pulse Width	See Figure 3			50		50		ns
t _{LW}	Latching Pulse Width SHUTDOWN and RESET LOW	See Figure 3			25		25		ns
DataSheet4U.c	Input LOW Voltage					2.0		2.0	· V
V _{IH}	Input HIGH Voltage				8.0		8.0		٧
I _{IH}	Input Current Input Voltage HIGH	V _{IN} = 10V		1		5		5	μА
I _{IL}	Input Current Input Voltage LOW	V _{IN} = 0V		-25		-35		-35	μΑ
OUTPUT		l _{OUT} = 1 mA			9.90		9.90		V .
V _{OH}	Output HIGH Voltage	See Note 3			9.75		9.75		٧
		I _{OUT} = -1 mA				0.10		0.10	٧
V _{OL}	Output LOW Voltage	See Note 3				0.25		0.25	
	Output Resistance		······································	20		30		30	Ω
Pour	Output Resistance	See Note 3		25		50		35	Ω
Ļ	Rise Time	C _L = 500 pF		40		75		75	ns
tı	Fall Time	C _L = 500 pF		40		75		75	ns

NOTES: 1. Guaranteed by design, not subject to production test.
2. Typical Values are for DESIGN AID ONLY, not guaranteed nor sub-

Typical Values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

4. C_{STRAY} Pin 8 = 0 pF.

^{3.} Temperature = +125, +85°C; -\$9\$,₩₩A&DataSheet4U.com

Timing Waveforms




Figure 3

Typical Characteristics




Figure 4 and Figure 5

HIGH-VOLTAGE SWITCHMODE CONTROLLERS

T-58-11-31

Detailed Description Preregulator/Startup Section

Due to the low quiescent current requirement of the TSC9110/ TSC9111 control circuitry, bias power can be supplied from the unregulated input power source, from an external regulated lowvoltage supply, or from an auxiliary "bootstrap" winding on the output inductor or transformer.

When power is first applied during startup, $+V_{IN}$ (pln 2) will draw a constant current. The magnitude of this current is determined by a high-voltage depletion MOSFET device which is connected between $+V_{IN}$ and V_{CC} (pin 6). This startup circuitry provides initial power to the IC by charging an external bypass capacitance connected to the V_{CC} pin. The constant current is disabled when V_{CC} exceeds 8.6 V. If V_{CC} is not forced to exceed the 8.6 V threshold, then V_{CC} will be regulated to a nominal value of 8.6 V by the preregulator circuit.

As the supply voltage rises toward the normal operating conditions, an internal undervoltage (UV) lockout circuit keeps the output MOSFET disabled until V_{CC} exceeds the undervoltage lockout threshold (typically 8.1 V). This guarantees that the control logic will be functioning properly and that sufficient gate drive voltage is available before the MOSFET turns ON. The design of the IC is such that the undervoltage lockout threshold will not exceed the preregulator turn-off voltage. Power dissipation can be minimized by providing an external power source to V_{CC} such that the constant current source is always disabled.

NOTE: During startup or when V_{CC} drops below 8.6 V the startup circuit is capable of sourcing up to 20 mA. This may lead to a high level of power dissipation in the IC (for a 48 V input, approximately 1 W). Excessive startup time can result in device damage. See Figure 4 for calculation of power dissipation during startup.

Bias

To properly set the blas for the TSC9110/TSC9111, a 390 k Ω resistor should be tied from BIAS (pin 1) to .—V_{IN} (pin 5). This determines the magnitude of bias current in all of the analog sections and the pull-up current for the SHUTDOWN and RESET plns. The current flowing in the bias resistor is nominally 15 μ A.

Reference Section

The reference section of the TSC9110 consists of a temperature compensated buried zener and trimmable divider network. The output of the reference section is connected internally to the non-inverting input of the error amplifier. Nominal reference output voltage is 4.0 V. The trimming procedure that is used on the TSC9110 brings the output of the error amplifier (which is configured for unity gain during trimming) to within $\pm 1\%$ of 4.0 V. This automatically compensates for the input offset voltage in the error amplifier.

The output impedance of the reference section has been purposely made high so that a low impedance external voltage source can be used to override the internal voltage source, if desired, without otherwise altering the performance of the device.

Applications which use a separate external reference, such as non-isolated converter topologies and circuits employing optical coupling in the feedback loop, do not require a trimmed voltage

reference with 1% accuracy. The TSC9111 accommodates the requirements of these applications at a lower cost, by leaving the reference voltage untrimmed. The 10% accurate reference thus provided is sufficient to establish a DC bias point for the error amplifier.

Error Amplifier

Closed-loop regulation is provided by the error amplifier, which is intended for use with "around-the-amplifier" compensation. An MOS differential input stage provides for low input current. The non-inverting input to the error amplifier (V_{REF}) is internally connected to the output of the reference supply and should be bypassed with a small capacitor to ground.

Oscillator Section

The oscillator consists of a ring of CMOS inverters, capacitors, and a capacitor discharge switch. Frequency is set by an external resistor between the OSC IN and OSC OUT pins. (See Figure 5 for details of resistor value vs. frequency.) The DISCHARGE pin should be tied to $-V_{\rm IN}$ for normal internal oscillator operation. A frequency divider in the logic section limits switch duty cycle to $\leq 50\%$ by locking the switching frequency to one half of the oscillator frequency.

Remote synchronization pulse into the OSC IN (pin 8) terminal. For a 5 V pulse amplitude, typical values would be 1000 pF in series with 10 k Ω to pin 8.

SHUTDOWN and RESET

SHUTDOWN (pin 11) and RESET (pin 12) are intended for overriding the output MOSFET switch via external control logic. The
two inputs are fed through a latch preceding the output switch.
Depending on the logic state of RESET, SHUTDOWN can be
either a latched or unlatched input. The output is OFF whenever
SHUTDOWN is low. By simultaneously having SHUTDOWN and
RESET low, the latch is set and SHUTDOWN has no effect until
RESET goes high. The truth table for these inputs is given in

Both pins have internal current source pull-ups and can be left disconnected when not in use. An added feature of the current sources is the ability to connect a capacitor and an open-collector driver to the SHUTDOWN or RESET pins to provide variable shutdown time.

Table 1: Truth Table for the SHUTDOWN and RESET pins


SH	UTDOWN	RESET	OUTPUT				
	н	н	Normal Operation				
	н	Normal Operation (No Change)					
	L	н	OFF (Not Latched)				
	L	Lwww.DataShee(46):com					
1	.	L	OFF (Latched) (No Change)				

Output Switch

The push-pull driver output has a typical ON resistance of 20 Ω . Maximum switching times are specified at 75 ns for a 500 pF load. This is sufficient to directly drive MOSFETs such as the 2N7004, 2N7005, IRFD120 and IRFD220. Larger devices can be driven, but switching times will be longer, resulting in higher switching losses. In order to drive large MOSPOWER devices, it is necessary to use an external driver IC, such as the Siliconix D469. The D469 can switch very large devices such as the

SMM20N50 (500 V, 0.3 Ω) in approximately 100 ns.

Applications



Burn-In Circuit

