December 2000

FDR840P

SEMICONDUCTOR T

P-Channel 2.5V Specified PowerTrench[®] MOSFET

General Description


This P-Channel 2.5V specified MOSFET uses a rugged gate PowerTrench process. It has been optimized for power management applications with a wide range of gate drive voltage (2.5V - 12V).


Applications

- Power management
- Load switch
- Battery protection

Features

- -10 A, -20 V. $R_{DS(ON)} = 12 \text{ m}\Omega @ V_{GS} = -4.5 \text{ V}$ $R_{DS(ON)} = 17.5 \text{ m}\Omega @ V_{GS} = -2.5 \text{ V}$
- Fast switching speed.
- High performance trench technology for extremely low $R_{\text{DS}(\text{ON})}$
- High power and current handling capability





Absolute Maximum Ratings T_{A=25°C} unless otherwise noted

Symbol	Parameter		Ratings	Units
V _{DSS}	Drain-Source Voltage		-20	V
V _{GSS}	Gate-Source Voltage		± 12	V
I _D	Drain Current – Continuous	(Note 1a)	-10	A
	- Pulsed		-50	
PD	Power Dissipation for Single Operation	(Note 1a)	1.8	W
		(Note 1b)	1.0	
		(Note 1c)	0.9	
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to +150	°C
Therma	I Characteristics			
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	70	°C/W
R _{eJC}	Thermal Resistance, Junction-to-Case	(Note 1)	20	°C/W

Device Marking	Device	Reel Size	Tape width	Quantity
FDR840P	FDR840P	13"	12mm	2500 units
				-

©2001 Fairchild Semiconductor Corporation

FDR840P

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	racteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = -250 \mu\text{A}$	-20			V
<u>ΔBVdss</u> ΔTj	Breakdown Voltage Temperature Coefficient	$I_D = -250 \ \mu\text{A}$, Referenced to 25°C		-12		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = -16 \text{ V}, V_{\text{GS}} = 0 \text{ V}$			-1	μA
IGSSF	Gate-Body Leakage, Forward	$V_{GS} = 12 \text{ V}, \qquad V_{DS} = 0 \text{ V}$			100	nA
	Gate–Body Leakage, Reverse	$V_{GS} = -12 \ V, \qquad V_{DS} = 0 \ V$			-100	nA
On Char	racteristics (Note 2)					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \ \mu A$	-0.6	-0.8	-1.5	V
$\Delta V_{GS(th)} \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \ \mu\text{A}$, Referenced to 25°C		3		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$ \begin{array}{l} V_{GS} = -4.5 \ V, I_D = -10 \ A \\ V_{GS} = -2.5 \ V, I_D = -8.4 \ A \\ V_{GS} = -4.5 \ V, \ I_D = -10A, \ T_J = 125^\circ C \end{array} $		10 14 13	12 17.5 18	mΩ
I _{D(on)}	On–State Drain Current	$V_{GS} = -4.5 \text{ V}, \qquad V_{DS} = -5 \text{ V}$	-50			А
g fs	Forward Transconductance	$V_{DS} = -10 \text{ V}, \qquad I_D = -10 \text{ A}$		49		S
Dynami	c Characteristics					
C _{iss}	Input Capacitance	$V_{DS} = -10 V$, $V_{GS} = 0 V$,		4481		pF
Coss	Output Capacitance	f = 1.0 MHz		1532		pF
Crss	Reverse Transfer Capacitance			540		pF
Switchir	ng Characteristics (Note 2)					
	Turn–On Delay Time			15	30	ns
t _{d(on)}				15	30	ns
. ,	Turn-On Rise Time	$V_{GS} = -4.5 \text{ V}, R_{GEN} = 6 \Omega$			240	ns
tr	Turn–On Rise Time Turn–Off Delay Time	$V_{GS} = -4.5 \text{ V}, R_{GEN} = 6 \Omega$		120	240	
t _r t _{d(off)}		$V_{GS} = -4.5 \text{ V}, \text{R}_{GEN} = 6 \Omega$		120 60	120	ns
t _{d(on)} t _r t _{d(off)} t _f Q _g	Turn–Off Delay Time	V _{DS} = -10 V, I _D = -10 A,		-	-	ns nC
t _r t _{d(off)} t _f	Turn–Off Delay Time Turn–Off Fall Time			60	120	
t _r t _{d(off)} t _f Q _g	Turn–Off Delay Time Turn–Off Fall Time Total Gate Charge	V _{DS} = -10 V, I _D = -10 A,		60 41	120	nC
tr td(off) tf Qg Qgs Qgs Qgd	Turn–Off Delay Time Turn–Off Fall Time Total Gate Charge Gate–Source Charge Gate–Drain Charge	$V_{DS} = -10 \text{ V}, \qquad I_D = -10 \text{ A},$ $V_{GS} = -4.5 \text{ V}$		60 41 6.4	120	nC nC
tr td(off) tf Qg Qgs Qgs Qgd	Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge	$V_{DS} = -10 V$, $I_D = -10 A$, $V_{GS} = -4.5 V$ and Maximum Ratings		60 41 6.4	120	nC nC

a) 70°/W when mounted on a 1in² pad of 2 oz copper




b) 125°/W when mounted on a .04 in² pad of 2 oz copper

c) 135°W when mounted on a minimum pad.


Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width < 300 μ s, Duty Cycle < 2.0%

FD840P Rev C1(W)



FDR840P



FDR840P

FD840P Rev C1(W)

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ CROSSVOLT™ DOME™ E²CMOS[™] EnSigna™ FACT™ FACT Quiet Series[™] FAST[®]

FASTr™ GlobalOptoisolator™ GTO™ HiSeC™ **ISOPLANAR™** MICROWIRE™ OPTOLOGIC™ **OPTOPLANAR™** PACMAN™ POP™

PowerTrench[®] QFET™ QS™ QT Optoelectronics[™] Quiet Series[™] SILENT SWITCHER® SMART START™ SuperSOT[™]-3 SuperSOT[™]-6 SuperSOT[™]-8

SyncFET™ TinyLogic™ UHC™ VCX™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.
	1	Rev G