

Radiation hard 1024x4 Bit Static RAM

Replaces June 1999 version, DS3591-4.0

DS3591-5.0 January 2000

The MA5114 4k Static RAM is configured as 1024×4 bits and manufactured using CMOS-SOS high performance, radiation hard, $3\mu m$ technology.

The design uses a 6 transistor cell and has full static operation with no clock or timing strobe required. Address input buffers are deselected when Chip Select is in the HIGH state.

Operation Mode	cs	WE	I/O	Power
Read	L	Н	D OUT	ISB1
Write	L	L	D IN	
Standby	Н	Х	High Z	ISB2

Figure 1: Truth Table

FEATURES

- 3µm CMOS-SOS Technology
- Latch-up Free
- Fast Access Time 90ns Typical
- Total Dose 10⁶ Rad(Si)
- Transient Upset >10¹⁰ Rad(Si)/sec
- SEU <10⁻¹⁰ Errors/bitday
- Single 5V Supply
- Three State Output
- Low Standby Current 50µA Typical
- -55°C to +125°C Operation
- All Inputs and Outputs Fully TTL or CMOS Compatible
- Fully Static Operation
- Data Retention at 2V Supply




Figure 2: Block Diagram

MA5114

CHARACTERISTICS AND RATINGS

Symbol	Parameter	Min.	Max.	Units
V _{CC}	Supply Voltage	-0.5	7	V
VI	Input Voltage	-0.3	V _{DD} +0.3	V
T _A	Operating Temperature	-55	125	°C
Ts	Storage Temperature	-65	150	°C

Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions, or at any other condition above those indicated in the operations section of this specification, is not Implied Exposure to absolute maxlmum rating conditions for extended periods may affect device reliability.

Figure 3: Absolute Maximum Ratings

Notes for Tables 4 and 5:

- 1. Characteristics apply to pre radiation at $T_A = -55^{\circ}C$ to $+125^{\circ}C$ with $V_{DD} = 5V \pm 10\%$ and to post 100k Rad(Si) total dose radiation at $T_A = 25^{\circ}C$ with $V_{DD} = 5V \pm 10\%$ (characteristics at higher radiation levels available on request). 2. Worst case at $T_A = +125^{\circ}C$, guaranteed but not tested at $T_A = -55^{\circ}C$.
- GROUP A SUBGROUPS 1, 2, 3.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V _{DD}	Supply voltage	-	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	-	V _{DD} /2	-	V_{DD}	V
V _{IL}	Input Low Voltage	-	V _{SS}	-	0.8	V
V _{OH}	Output High Voltage	$I_{OH1} = -1 \text{mA}$	2.4	-	-	V
V _{OL}	Output Low Voltage	I _{OL} = 2mA	-	-	0.4	V
ILI	Input Leakage Current (note 2)	All inputs except CS	-	-	±10	μΑ
I _{LO}	Output Leakage Current (note 2)	Output disabled, $V_{OUT} = V_{SS}$ or V_{DD}	-	-	±20	μΑ
I _{PUI}	Input Pull-Up Current	$V_{IN} = V_{SS}$ on \overline{CS} input only	-	-	-100	μΑ
I _{PDI}	Input Leakage Current	$V_{IN} = V_{SS}$ on \overline{CS} input only	-	-	5	μА
I _{DD}	Power Supply Current	$f_{RC} = 1MHz$, $\overline{CS} = 50\%$ mark:space-	12	16	mA	
I _{SB1}	Selected Supply Current	$\overline{\text{CS}} = \text{V}_{\text{SS}}$	-	25	35	mA
I _{SB2}	Standby Supply Current	Chip disabled	-	50	3000	μΑ

Figure 4: Electrical Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V_{DR}	V _{CC} for Data Retention	$\overline{\text{CS}} = V_{DR}$	2.0	-	-	V
I _{DDR}	Data Retention Current	$\overline{\text{CS}} = \text{V}_{\text{DR}}, \text{V}_{\text{DR}} = 2.0 \text{V}$	-	30	2000	μΑ

Figure 5: Data Retention Characteristics

AC CHARACTERISTICS

Conditions of Test for Tables 5 and 6:

- Input pulse = V_{ss} to 3.0V.
 Times measurement reference level = 1.5V.
- 3. Transition is measured at $\pm 500 \text{mV}$ from steady state.
- 4. This parameter is sampled and not 100% tested.

Notes for Tables 6 and 7:

Characteristics apply to pre-radiation at $T_A = -55^{\circ}\text{C}$ to +125°C with $V_{DD} = 5\text{V} \pm 10\%$ and to post 100k Rad(Si) total dose radiation at $T_A = 25^{\circ}\text{C}$ with $V_{DD} = 5\text{V} \pm 10\%$. GROUP A SUBGROUPS 9, 10, 11.

Symbol	Parameter	Min	Max	Units
T _{AVAVR}	Read Cycle Time	135	-	ns
T _{AVQV}	Address Access Time	-	135	ns
T _{ELQV}	Chip Select to Output Valid		135	ns
T _{ELQX} (3,4)	Chip Select to Output Active		-	ns
T _{ELQZ} (3,4)	Chip Select to Output Tri State		50	ns
T _{AXQX}	Output Hold from Address Change	10	-	ns

Figure 6: Read Cycle AC Electrical Characteristics

Symbol	Parameter		Max	Units
T _{AVAVW}	Write Cycle Tlme	135	-	ns
T _{AVWL}	Address Set Up Time	10	-	ns
T _{WLWH}	Write Pulse Width	50	-	ns
T _{WHAV}	Write Recovery Time	5	-	ns
T _{DVWH}	Data Set Up Time	35	-	ns
T _{NHDX}	Data Hold Time		-	ns
T _{WLQZ} (3,4)	Write Enable to Output Tri State	10	50	ns
T _{ELWL}	Chip Selection to Write Low	25	-	ns
T _{ELWH}	Chip Selection to End of Write	85	-	ns
T _{AVWH}	Address Valid to End of Write		-	ns
T _{WHQX} (3,4)	Output Active from End to Write	5	-	ns

Figure 7: Write Cycle AC Electrical Characteristics

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
C _{IN}	Input Capacitance	V ₁ = 0V	-	6	10	pF
C _{OUT}	Output Capacitance	V ₀ = 0V	-	8	12	pF

Note: $T_A = 25$ °C and f = 1MHz. Data obtained by characterisation or analysis; not routinely measured.

Figure 8: Capacitance

MA5114

Symbol	Parameter	Conditions
F _T	Basic Functionality	V _{DD} = 4.5V - 5.5V, FREQ = 1MHz
		$V_{IL} = V_{SS}, V_{IH} = V_{DD}, V_{OL} \le 1.5 V, V_{OH} \ge 1.5 V$
		TEMP = -55°C to +125°C, GPS PATTERN SET
		GROUP A SUBGROUPS 7, 8A, 8B

Figure 9: Functionality

Subgroup	Definition
1	Static characteristics specified in Tables 4 and 5 at +25°C
2	Static characteristics specified in Tables 4 and 5 at +125°C
3	Static characteristics specified in Tables 4 and 5 at -55°C
7	Functional characteristics specified in Table 9 at +25°C
8A	Functional characteristics specified in Table 9 at +125°C
8B	Functional characteristics specified in Table 9 at -55°C
9	Switching characteristics specified in Tables 6 and 7 at +25°C
10	Switching characteristics specified in Tables 6 and 7 at +125°C
11	Switching characteristics specified in Tables 6 and 7 at -55°C

Figure 10: Definition of Subgroups

TIMING DIAGRAMS




Figure 11a: Read Cycle 1





Figure 11b: Read Cycle 2



- 1. WE must be high during all address transitions.
- 2. A write occurs during the overlap (T_{WLWH}) of a low \overline{CS} and a low \overline{WE} .
- 3. T_{WHAV} is measured from either \overline{CS} or \overline{WE} going high, whichever is the earlier, to the end of the write cycle.
- 4. If the $\overline{\text{CS}}$ low transition occurs simultaneously with, or after, the $\overline{\text{WE}}$ low transition, the output remains in the high impedance state.
- 5. DATA OUT is in the active state, so DATA IN must not be in opposing state.
- 6. DATA OUT is the write data of the current cycle, if selected.
- 7. DATA OUT is the read data of the next address, if selected.
- 8. T_{ELWL} must be met to prevent memory corruption.

Figure 12: Write Cycle

OUTLINES AND PIN ASSIGNMENTS




Figure 13: 18-Lead Ceramic DIL (Solder Seal) - Package Style C




Figure 14: 24-Lead Ceramic Flatpack (Solder Seal) - Package Style F




Figure 15: 24-Pad Leadless Chip Carrier - Package Style L

MA5114

	Package Option					Burnin		
Function	F	С	L	Via	Static 1	Static 2	Dynamic	Radiation
A6	2	1	2	R	0V	5V	F6	5V
A5	3	2	3	R	0V	5V	F5	5V
A4	4	3	4	R	0V	5V	F4	5V
A3	5	4	5	R	0V	5V	F3	5V
A0	7	5	7	R	0V	5V	F0	5V
A1	8	6	8	R	0V	5V	F1	5V
A2	9	7	9	R	0V	5V	F2	5V
NCS	11	8	11	R	0V	5V	0V	5V
VSS	12	9	12	Direct	0V	0V	0V	0V
NWE	13	10	13	R	0V	5V	5V	5V
D4	15	11	15	R	0V	5V	LOAD	5V
D3	16	12	16	R	0V	5V	LOAD	5V
D2	17	13	17	R	0V	5V	LOAD	5V
D1	18	14	18	R	0V	5V	LOAD	5V
A9	21	15	21	R	0V	5V	F9	5V
A8	22	16	22	R	0V	5V	F8	5V
A7	23	17	23	R	0V	5V	F7	5V
VDD	24	18	24	Direct	5V	5V	5V	5V

^{1.} F0=150KHz, F1=F0/2, F2=F0/4, F3=F0/8 etc.

Figure 16: Burnin and Radiation Configuration

^{2.} Burnin R=1k

^{3.} Radiation R=10k

RADIATION TOLERANCE

Total Dose Radiation Testing

For product procured to guaranteed total dose radiation levels, each wafer lot will be approved when all sample devices from each lot pass the total dose radiation test.

The sample devices will be subjected to the total dose radiation level (Cobalt-60 Source), defined by the ordering code, and must continue to meet the electrical parameters specified in the data sheet. Electrical tests, pre and post irradiation, will be read and recorded.

GEC Plessey Semiconductors can provide radiation testing compliant with MIL-STD-883 test method 1019, lonizing Radiation (Total Dose).

Total Dose (Function to specification)*	1x10 ⁵ Rad(Si)
Transient Upset (Stored data loss)	5x10 ¹⁰ Rad(Si)/sec
Transient Upset (Survivability)	>1x10 ¹² Rad(Si)/sec
Neutron Hardness (Function to specification)	>1x10 ¹⁵ n/cm ²
Single Event Upset**	3.4x10 ⁻⁹ Errors/bit day
Latch Up	Not possible

^{*} Other total dose radiation levels available on request

Figure 17: Radiation Hardness Parameters

SINGLE EVENT UPSET CHARACTERISTICS





Figure 18: Typical Per-Bit Upset Cross-Section vs Ion LET

^{**} Worst case galactic cosmic ray upset - interplanetary/high altitude orbit

ORDERING INFORMATION





http://www.dynexsemi.com

e-mail: power_solutions@dynexsemi.com

HEADQUARTERS OPERATIONS
DYNEX SEMICONDUCTOR LTD

Doddington Road, Lincoln. Lincolnshire. LN6 3LF. United Kingdom. Tel: 00-44-(0)1522-500500 Fax: 00-44-(0)1522-500550

DYNEX POWER INC.

Unit 7 - 58 Antares Drive, Nepean, Ontario, Canada K2E 7W6. Tel: 613.723.7035 Fax: 613.723.1518

Toll Free: 1.888.33.DYNEX (39639)

CUSTOMER SERVICE CENTRES

France, Benelux, Italy and Spain Tel: +33 (0)1 69 18 90 00. Fax: +33 (0)1 64 46 54 50 North America Tel: 011-800-5554-5554. Fax: 011-800-5444-5444

UK, Germany, Scandinavia & Rest Of World Tel: +44 (0)1522 500500. Fax: +44 (0)1522 500020

SALES OFFICES

France, Benelux, Italy and Spain Tel: +33 (0)1 69 18 90 00. Fax: +33 (0)1 64 46 54 50 Germany Tel: 07351 827723

North America Tel: (613) 723-7035. Fax: (613) 723-1518. Toll Free: 1.888.33.DYNEX (39639) / Tel: (831) 440-1988. Fax: (831) 440-1989 / Tel: (949) 733-3005. Fax: (949) 733-2986.

UK, Germany, Scandinavia & Rest Of World Tel: +44 (0)1522 500500. Fax: +44 (0)1522 500020
These offices are supported by Representatives and Distributors in many countries world-wide.

© Dynex Semiconductor 2000 Publication No. DS3581-5 Issue No. 5.0 January 2000
TECHNICAL DOCUMENTATION – NOT FOR RESALE. PRINTED IN UNITED KINGDOM

Datasheet Annotations:

Dynex Semiconductor annotate datasheets in the top right hard corner of the front page, to indicate product status. The annotations are as follows:-

Target Information: This is the most tentative form of information and represents a very preliminary specification. No actual design work on the product has been started.

Preliminary Information: The product is in design and development. The datasheet represents the product as it is understood but details may change.

Advance Information: The product design is complete and final characterisation for volume production is well in hand.

No Annotation: The product parameters are fixed and the product is available to datasheet specification.

This publication is issued to provide information only which (unless agreed by the Company in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. The Company reserves the right to alter without prior notice the specification, design or price of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to the Company's conditions of sale, which are available on request.