

# MCTV35P60F1D

PART WITHDRAWN
PROCESS OBSOLETE - NO NEW DESIGNS

35A, 600V P-Type MOS Controlled Thyristor (MCT) with Anti-Parallel Diode

35A, 600V P-Type MOS Controlled

35A, 600V P-Type MOS

April 1999

### Featules

- 35A, -600V
- V<sub>TM</sub> = -1.35V (Max) at I = 35A and +150°C
- 800A Surge Current Capability
- 800A/µs di/dt Capability
- MOS Insulated Gate Control
- 50A Gate Turn-Off Capability at +150°C
- Anti-Parallel Diode

## Description

The MCT is an MOS Controlled Thyristor designed for switching currents on and off by negative and positive pulsed control of an insulated MOS gate. It is designed for use in motor controls, inverters, line switches and other power switching applications. The MCT is especially suited for resonant (zero voltage or zero current switching) applications. The SCR like forward drop greatly reduces conduction power loss.

MCTs allow the control of high power circuits with very small amounts of input energy. They feature the high peak current capability common to SCR type thyristors, and operate at junction temperatures up to +150°C with active switching. This device features a discrete anti-parallel diode that shunts current around the MCT in the reverse direction without introducing carriers into the depletion region.

#### PART NUMBER INFORMATION


PART NUMBER	PACKAGE	BRAND
MCTV35P60F1D	TO-247	M35P60F1D

NOTE: When ordering, use the entire part number.


Formerly developmental type TA9789 (MCT) and TA49054 (diode).

## **Package**

**JEDEC STYLE TO-247** 



## Symbol



#### Absolute Maximum Ratings T<sub>C</sub> = +25°C, Unless Otherwise Specified


	MCTV35P60F1D	UNITS
Peak Off-State Voltage (See Figure 11)V <sub>DRM</sub>	-600	V
Continuous Cathode Current (See Figure 2)		
$T_C = +25^{\circ}C$ (Package Limited) $I_{K25}$	60	Α
$T_C = +90^{\circ}CI_{K115}$	35	Α
Non-repetitive Peak Cathode Current (Note 1)	800	Α
Peak Controllable Current (See Figure 10)	50	Α
Gate-Anode Voltage (Continuous)V <sub>GA1</sub>	±20	V
Gate-Anode Voltage (Peak)	±25	V
Rate of Change of Voltagedv/dt	See Figure 11	
Rate of Change of Currentdi/dt	800	A/μs
Maximum Power Dissipation	178	W
Linear Derating Factor	1.43	W/°C
Operating and Storage Temperature	-55 to +150	°C
Maximum Lead Temperature for Soldering	260	°C
NOTE: 1. Maximum Pulse Width of 250 $\mu$ s (Half Sine) Assume T <sub>J</sub> (Initial) = +90 $^{\circ}$ C and T <sub>J</sub> (Final) =	$T_{J} (Max) = +150^{\circ}C$	

# Specifications MCTV35P60F1D

**Electrical Specifications**  $T_C = +25^{\circ}C$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	TYP	MAX	UNITS
Peak Off-State Blocking Current	I <sub>DRM</sub>	V <sub>KA</sub> = -600V	$T_{\rm C} = +150^{\rm o}{\rm C}$	-	-	5	mA
		V <sub>GA</sub> = +18V	T <sub>C</sub> = +25°C	-	-	200	μА
On-State Voltage	$V_{TM}$	I <sub>K</sub> = I <sub>K115</sub>	$T_{\rm C} = +150^{\rm o}{\rm C}$	-	-	1.35	V
		V <sub>GA</sub> = -7V	$T_{\rm C} = +25^{\rm o}{\rm C}$	-	-	1.4	V
Gate-Anode Leakage Current	I <sub>GAS</sub>	V <sub>GA</sub> = ±20V		-	-	100	nA
Input Capacitance	C <sub>ISS</sub>	V <sub>KA</sub> = -20V, T <sub>J</sub> = +25°C V <sub>GA</sub> = +18V		-	5	-	nF
Current Turn-On Delay Time	t <sub>D(ON)I</sub>	L = $200\mu H$ , $I_K = I_{K115}$ $R_G = 1\Omega$ , $V_{GA} = +18V$ , - $T_J = +125^{\circ}C$	-	140	-	ns	
Current Rise Time	t <sub>RI</sub>	$V_{KA} = -300V$	-	180	-	ns	
Current Turn-Off Delay Time	t <sub>D(OFF)I</sub>		-	640	-	ns	
Current Fall Time	t <sub>FI</sub>		-	1.1	1.4	μs	
Turn-Off Energy	E <sub>OFF</sub>		-	5.6	-	mJ	
Thermal Resistance (MCT)	$R_{\theta JC}$			-	.6	.7	°C/W
Thermal Resistance (Diode)	$R_{\theta JC}$			-	1.1	1.2	°C/W
Diode Forward Voltage	V <sub>KA</sub>	I <sub>KA</sub> = 35A		-	-	1.4	V
Diode Reverse Recovery Time	t <sub>RR</sub>	$I_{KA} = 35A$ , di/dt = 100A/į	-	-	600	ns	

# **Typical Performance Curves**






FIGURE 1. CATHODE CURRENT vs SATURATION VOLTAGE (TYPICAL)

FIGURE 2. MAXIMUM CONTINUOUS CATHODE CURRENT

## Typical Performance Curves (Continued)




FIGURE 3. TURN-ON DELAY VS CATHODE CURRENT (TYPICAL)




FIGURE 5. TURN-ON RISE TIME vs CATHODE CURRENT (TYPICAL)




FIGURE 7. TURN-ON ENERGY LOSS vs CATHODE CURRENT (TYPICAL)




FIGURE 4. TURN-OFF DELAY vs CATHODE CURRENT (TYPICAL)




FIGURE 6. TURN-OFF FALL TIME vs CATHODE CURRENT (TYPICAL)





FIGURE 8. TURN-OFF ENERGY LOSS vs CATHODE CURRENT (TYPICAL)

## Typical Performance Curves (Continued)







FIGURE 9. OPERATING FREQUENCY VS CATHODE CURRENT (TYPICAL)

FIGURE 10. TURN-OFF CAPABILITY vs ANODE-CATHODE VOLTAGE







FIGURE 11. BLOCKING VOLTAGE vs dv/dt

FIGURE 12. SPIKE VOLTAGE vs di/dt (TYPICAL)






FIGURE 13. DIODE CATHODE-ANODE CURRENT vs VOLTAGE (TYPICAL)

FIGURE 14. DIODE REVERSE RECOVERY TIMES VS CURRENT (TYPICAL)

### **Test Circuits**




FIGURE 15. SWITCHING TEST CIRCUIT




FIGURE 16. V<sub>SPIKE</sub> TEST CIRCUIT




FIGURE 17. SWITCHING TEST WAVEFORMS




FIGURE 18. V<sub>SPIKE</sub> TEST WAVEFORMS

## Operating Frequency Information

Operating frequency information for a typical device (Figure 9) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs cathode current ( $I_{AK}$ ) plots are possible using the information shown for a typical unit in Figures 3 to 8. The operating frequency plot (Figure 9) of a typical device shows  $f_{MAX1}$  or  $f_{MAX2}$  whichever is lower at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.

 $f_{MAX1}$  is defined by  $f_{MAX1}=0.05\ /\ (t_{D(ON)I}+t_{D(OFF)I}).\ t_{D(ON)I}+t_{D(OFF)I}$  deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible.  $t_{D(ON)I}$  is defined as the 10% point of the leading edge of the input pulse and the point where the cathode current rises to 10% of its maximum value.  $t_{D(OFF)I}$  is defined as the 90% point of the trailing edge of the input pulse and the point where the cathode current falls to 90% of

its maximum value. Device delay can establish an additional frequency limiting condition for an application other than  $T_{\text{JMAX}}$ .  $t_{\text{D(OFF)I}}$  is important when controlling output ripple under a lightly loaded condition.

 $f_{MAX2}$  is defined by  $f_{MAX2}=(P_D-P_C)$  /  $(E_{ON}+E_{OFF}).$  The allowable dissipation  $(P_D)$  is defined by  $P_D=(T_{JMAX}-T_C)$  /  $R_{\theta JC}.$  The sum of device switching and conduction losses must not exceed  $P_D.$  A 50% duty factor was used (Figure 9) and the conduction losses  $(P_C)$  are approximated by  $P_C=(V_{AK}\bullet I_{AK})$  / (duty factor/100).  $E_{ON}$  is defined as the sum of the instantaneous power loss starting at the leading edge of the input pulse and ending at the point where the anodecathode voltage equals saturation voltage  $(V_{AK}=V_{TM}).$   $E_{OFF}$  is defined as the sum of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the cathode current equals zero  $(I_K=0).$