



ML1565

Step-Up-Down DC-DC Converts

Digital Still camera Power Supply

High-Efficiency, 5-channel

■ General Description

The ML1565 provides a complete power-supply solution for digital still and video cameras through the integration of ultra-high-efficiency step-up/step-down DC-to-DC converters along with three auxiliary step-up controllers. The ML1565 is targeted for applications that use either 2 or 3 alkaline or NiMH batteries as well as those using a single lithium-ion (Li+) battery.

The step-up DC-to-DC converter accepts inputs from 0.7V to 5.5V and regulates a resistor-adjustable output from 2.7V to 5.5V. It uses internal MOSFETs to achieve 95% efficiency. Adjustable operating frequency facilitates design for optimum size, cost, and efficiency.

The step-down DC-to-DC converter can produce output voltages as low as 1.25V and also utilizes internal MOSFETs to achieve 95% efficiency. An internal softstart ramp minimizes surge current from the battery. The converter can operate from the step-up output providing buck-boost capability with up to 90% compound efficiency, or it can run directly from the battery if buck-boost operation is not needed. The ML1565 features auxiliary step-up controllers that power CCD, LCD, motor actuator, and backlight circuits. The ML1565 is available in a space-saving QFN-32 thin package.

■ Features

- Step-up DC-to-DC Converter:
 - 95% Efficient
 - 3.3V (Fixed) or 2.7V to 5.5V (Adjustable) Output Voltage
- Step-Down DC-to-DC Converter:
 - Operate from Battery for 95% Efficient Buck
 - Combine with Step-Up for 90% Efficient Buck-Boost
 - Adjustable Output Down to 1.25V
- Three Auxiliary PWM Controllers
- Up to 1MHz Operating Frequency
- 1µA Shutdown Mode
- Internal Soft-Start control
- Overload Protection
- Compact 32-Pin, 5mmx5mm Thin QFN Package


■ Ordering Information

Item	Package	Mark	Shipping
ML1565QFNG	QFN-32	ML1565	160pcs/ Tray


■ Applications

- Digital Still Cameras
- Digital video Cameras
- PDAs

■ Typical operating Circuit




Pin Configuration





■ Function Diagram



■ Absolute Maximum Ratings ($V_{OUTSU}=3.3V$, $T_A=0^{\circ}C$ to $+85^{\circ}C$ unless otherwise noted.)

Parameter	Ratings	Unit
OUTSU_, INSD, SDOK, ON_, FB_, FBSEL_ to GND	-0.3V to +6V	V
PGND to GND	-0.3V to +0.3V	V
DL_ to PGND	-0.3V to OUTSU + 0.3V	V
LXSU Current(Note 1)	3.6A	A
LXSD Current(Note 1)	2.25A	A
REF, OSC, COMP_ to GND	-0.3V to OUTSU + 0.3V	V
Continuous Power Dissipation($T_A = +70^{\circ}C$) 32-Pin Thin QFN (derate 22mW/ $^{\circ}C$ above $+70^{\circ}C$)	1700mW	mW
Operating Temperature Range	$-40^{\circ}C$ to $+85^{\circ}C$	$^{\circ}C$
Junction Temperature	$+150^{\circ}C$	$^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$	$^{\circ}C$
Lead Temperature (soldering, 10s)	$+300^{\circ}C$	$^{\circ}C$

Note 1: LXSU has internal clamp diodes to OUTSU and PGND, and LXSD has internal clamp diodes to INSD and PGND.

Applications that forward bias these diodes should take care not to exceed the devices power dissipation limits.



■ **Electrical Characteristics** ($V_{OUTSU} = 3.3V$, $T_A = 0^{\circ}C$ to $+85^{\circ}C$, unless otherwise noted.)

● **General**

Parameter	Condition	Min	Typ.	Max	Unit
Input Voltage Range	(Note 2)	0.7		5.5	V
Minimum Startup Voltage	$I_{LOAD} < 1mA$, $T_A = +25^{\circ}C$ startup voltage tempco is $-2300ppm/^{\circ}C$ (typ) (Note 3)		0.9	1.1	V
Overload Protection Fault Interval			100k		OSC cycles
Thermal Shutdown			160		$^{\circ}C$
Thermal Shutdown Hysteresis			20		$^{\circ}C$
Shutdown Supply Current into OUTSU	$ONSU=ONSD=ON1=ON2=ON3=0$; $OUTSU=3.6V$		0.1	5	μA
Step-Up DC-to-DC Supply Current into OUTSU	$ONSU=3.35V$, $FBSU=1.5V$ (does not include switching losses)		290	400	μA
Step-Up Plus 1 AUX Supply Current into OUTSU	$ONSU=ON_{-}=3.35V$, $FBSU=1.5V$, $FB_{-}=1.5V$ (does not include switching losses)		420	600	μA
Step-Up Plus Step-Down Supply Current into OUTSU	$ONSU=ONSD=3.35V$, $FBSU=1.5V$, $FBSD=1.5V$ (does not include switching losses)		470	650	μA
Reference Output Voltage	$I_{REF} = 20\mu A$	1.23	1.25	1.27	V
Reference Load Regulation	$10\mu A < I_{REF} < 200\mu A$		4.5	10	mV
Reference Line Regulation	$2.7 < OUTSU < 5.5V$		1.3	5	mV
OSC Discharge Trip Level	Rising edge	1.225	1.25	1.275	V
OSC Discharge Resistance	$OSC = 1.5V$, $I_{OSC} = 3mA$		52	80	Ω
OSC Discharge Pulse Width			300		ns
OSC Frequency	$R_{OSC} = 40k\Omega$, $C_{OSC} = 100pF$		400		kHz

● **Step-Down DC-DC Converter**

Parameter	Condition	Min	Typ.	Max	Unit
FBSD Regulation Voltage		1.231	1.25	1.269	V
OUTSD Regulation Voltage	$FBSELSD = GND$	1.48	1.5	1.52	V
FBSD to COMPSD Transconductance	$FBSD = COMPSD$	80	135	185	μS
FBSD Input Leakage current	$FBSD = 1.25V$	-100	+1	+100	nA
Burst Mode Trip Level	(Note 6)	110	160	190	mA
Current-Sense Amplifier Transresistance			0.60		V/A
LXSD Leakage Current	$X_{LXSD} = 5.5V$, $OUTSU = 5.5V$		0.01	20	μA
	$V_{LXSD} = 0V$, $OUTSU = 5.5V$		0.01	20	
Switch On-Resistance	N-channel		95	150	m Ω
	P-channel		150	250	
P-channel Current Limit		0.7	0.79	1.0	A
N-channel Turn-off Current			20		mA
Soft-Start Interval			4096		OSC cycles
SDOK Output Low Voltage	$FBSD = 0.4V$; 0.1mA into SDOK pin		0.002	0.1	V
SDOK Operating Voltage Range		1.0		5.5	V



- Step-Up DC-DC Converter

Parameter	Condition	Min	Typ.	Max	Unit
Step-Up Startup-to-Normal Operating Threshold	Rising or falling edge (Note 4)	2.30	2.5	2.60	V
Step-Up Startup-to-Normal Operating Threshold Hysteresis			80		mV
Step-Up Voltage Adjust Range		2.7		5.5	V
FBSU Regulation Voltage		1.231	1.25	1.269	V
OUTSU Regulation Voltage	FBSELSU = GND	3.296	3.35	3.404	V
FBSU to COMPSU Transconductance	FBSU = COMPSU	80	135	185	μ S
FBSU Input Leakage Current	FBSU = 1.25V	-100	+1	+100	nA
Burst Mode Trip Level	(Note 6)	150	200	265	mA
Current-Sense Amplifier Transresistance			0.3		V/A
Step-Up Maximum Duty Cycle	FBSU = 1V	80	85	90	%
OUTSU Leakage Current	$V_{LXSD} = 0V$, $OUTSU = 5.5V$		0.01	20	μ A
LXSU Leakage Current	$V_{LXSU} = V_{OUT} = 5.5V$		0.01	20	μ A
Switch On-Resistance	N-channel		95	150	m Ω
	P-channel		150	250	
N-Channel Current limit		1.6	2	2.4	A
P-Channel Turn-Off Current			20		mA
Startup Current Limit	OUTSU = 1.8V (Note 5)		800		mA
Startup t_{OFF}	OUTSU = 1.8V		700		ns
Startup Frequency	OUTSU = 1.8V		200		kHz

- Auxiliary DC-DC Controllers (Aux 1, 2, and 3)

Parameter	Condition	Min	Typ.	Max	Unit
Maximum Duty Cycle	FB_ = 1V	80	85	90	%
FB_ Regulation Voltage	FB_ = COMP_	1.231	1.25	1.269	V
FB_ to COMP_ Transconductance	FB_ = COMP_	80	135	185	μ S
FB_ Input Leakage Current	FB_ = 1.25V	-100	+1	+100	nA
AUX1 Output Regulation Voltage	FBSEL1 = GND. FB1 connected to AUX1 output	4.93	5	5.07	V
DL_ Driver Resistance	Output high		3	10	Ω
	Output low		2	5	
DL_ Drive Current	Sourcing or sinking		0.5		A
Soft-Start Interval			4096		OSC cycle

- Logic Inputs (ON_, FBSEL_)

Parameter	Condition	Min	Typ.	Max	Unit
Input Low Level	$1.1V < OUTSU < 1.8V$ (ONSU only)			0.2	V
	$1.8V < OUTSU < 5.5V$			0.4	
Input High Level	$1.1 < OUTSU < 1.8V$ (ONSU only)	$V_{OUTSU} - 0.2$			V
	$1.8 < OUTSU < 5.5V$	1.6			
FBSEL_ Input Leakage Current	FBSEL = 3.6V, OUTSU = 3.6V	-100	0	+100	nA
	FBSEL = GND, OUTSU = 3.6V	-100	0	+100	
ON_ Impedance to GND	ON_ = 3.35V		330		k Ω



■ **Electrical Characteristics** ($V_{OUTSU} = 3.3V$, $T_A = -40^{\circ}C$, to $+85^{\circ}C$ unless otherwise specified)

● **General**

Parameter	Condition	Min	Typ.	Max	Unit
Input Voltage Range	(Note 2)	0.7		5.5	V
Minimum Startup Voltage	$I_{LOAD} < 1mA$, $T_A = +25^{\circ}C$ startup voltage tempco is $-2300ppm/^{\circ}C$ (typ) (Note 3)			1.1	V
Shutdown Supply current into OUTSU	$ONSU=ONSD=ON1=ON2=ON3=0$; $OUTSU=3.6V$			5	μA
Step-Up DC-to-DC Supply Current into OUTSU	$ONSU=3.35V$, $FBSU=1.5V$ (does not include switching losses)			400	μA
Step-Up Plus 1AUX Supply Current into OUTSU	$ONSU=ON_=3.35V$, $FBSU=1.5V$, $FB_=1.5V$ (does not include switching losses)			600	μA
Step-Up Plus Step-Down Supply Current into OUTSU	$ONSU=ONSD=3.35V$, $FBSU=1.5V$, $FBSD=1.5V$ (does not include switching losses)			650	μA
Reference Output Voltage	$I_{REF} = 20\mu A$	1.23		1.27	V
Reference Load Regulation	$10\mu A < I_{REF} < 200\mu A$			10	mV
Reference Line Regulation	$2.7V < OUTSU < 5.5V$			5	mV
OSC Discharge Trip Level	Rising edge	1.225		1.275	V
OSC Discharge Resistance	$OSC = 1.5V$, $I_{OSC} = 3mA$			80	Ω

● **Step-Down DC-DC Converter**

Parameter	Condition	Min	Typ.	Max	Unit
FBSD Regulation Voltage		1.225		1.275	V
OUTSD Regulation Voltage	$FBSELSD = GND$	1.47		1.53	V
FBSD to COMPSD Transconductance	$FBSD = COMPSD$	80		185	μS
FBSD Input Leakage Current	$FBSD = 1.25V$	-100		+100	nA
Burst Mode Trip Level	(Note 6)	110		195	mA
LXSD Leakage Current	$V_{LXSD} = 5.5V$, $OUTSU = 5.5V$			20	μA
	$V_{LXSD} = 0V$, $OUTSU = 5.5V$			20	μA
Switch On-Resistance	N-channel			150	m Ω
	P-channel			250	m Ω
P-Channel Current Limit		0.7		1.0	A
SDOK Output Low Voltage	$FBSD = 0.4V$; 0.1mA into SDOK pin			0.1	V
SDOK Operating Voltage Range		1.0		5.5	V



● **Step-Up DC-DC Converter**

Parameter	Condition	Min	Typ.	Max	Unit
Step-Up Startup-to-Normal Operating Threshold	Rising or falling edge (Note 4)	2.30		2.60	V
Step-Up Voltage Adjust Range		2.7		5.5	V
FBSU Regulation Voltage		1.225		1.275	V
OUTSU Regulation Voltage	FBSELSU = GND	3.283		3.417	V
FBSU to COMPSU Transconductance	FBSU = COMPSU	80		185	μ S
FBSU Input Leakage Current	FBSU = 1.25V	-100		+100	nA
Burst Mode Trip Level	(Note 6)	150		275	mA
Step-Up Maximum Duty Cycle	FBSU = 1V	80		90	%
OUTSU Leakage Current	$V_{LX} = 0V$, OUTSU = 5.5V			20	μ A
LXSU Leakage Current	$V_{LXSU} = V_{OUT} = 5.5V$			20	μ A
Switch On-Resistance	N-channel			150	m Ω
	P-channel			250	
N-Channel Current limit		1.6		2.4	A

● **Auxiliary DC-DC Controllers (Aux 1, 2, and 3)**

Parameter	Condition	Min	Typ.	Max	Unit
Maximum Duty Cycle	FB_ = 1V	80		90	%
FB_ Regulation Voltage	FB_ = COMP_	1.225		1.275	V
FB_ to COMP_ Transconductance	FB_ = COMP_	80		185	μ S
FB_ Input Leakage Current	FB_ = 1.25V	-100		+100	nA
AUX1 Output Regulation Voltage	FBSEL1 = GND. FB1 connected directly to AUX1 output	4.90		5.10	V
DL_ Driver Resistance	Output high			10	Ω
	Output low			5	

● **Logic Inputs (ON_, FBSEL)**

Parameter	Condition	Min	Typ.	Max	Unit
Input Low Level	1.1V < OUTSU < 1.8V (ONSU only)			0.2	V
	1.8V < OUTSU < 5.5V			0.4	
Input High Level	1.1V < OUTSU < 1.8V (ONSU only)	$V_{OUTSU} - 0.2$			V
	1.8V < OUTSU < 5.5V	1.6			
FBSEL_ Input Leakage Current	FBSEL = 3.6V, OUTSU = 3.6V	-100		+100	nA
	FBSEL = GND, OUTSU = 3.6V	-100		+100	

Note 2: The IC is powered from the OUTSU output.

Note 3: Since the part is powered from OUTSU, a Schottky rectifier, connected from the input battery to OUTSU, is required for low-voltage startup.

Note 4: The step-up regulator operates in startup mode until this voltage is reached. Do not apply full load current during startup.

Note 5: The step-up current limit in startup refers to the LXSU switch current limit, not an output current limit.

Note 6: The burst mode current threshold is the transition point between fixed-frequency PWM operation and burst mode operation (where switching rate varies with load). The spec is given in terms of inductor current. In terms of output current, the burst mode transition varies with input/output voltage ratio and inductor value. For step-up, the transition output current is approximately 1/3 the inductor current when stepping from 2V to 3.3V. For step-down, the transition current in terms of output current is approximately 3/4 the inductor current when stepping down from 3.3V to 1.8V.



■ Pin Description

Pin1	COMP1	Auxiliary Controller 1 Compensation Node. Connect a series RC from COMP1 To GND to compensate the control loop. COMP1 is actively driven to GND in shutdown and thermal limit.
Pin2	FB1	Auxiliary Controller 1 Feedback Input. For 5V output, short FBSEL1 to GND and connect FB1 to the output voltage. For other output voltages, connect FBSEL1 to OUTSU and connect a resistive voltage divider from the step-up converter output to FB1 to GND. The FB1 feedback threshold is then 1.25V. This pin is high impedance in shutdown.
Pin3	PGNDA	Power Ground. Connect PGNDA and PGND B together and to GND with short trace as close to the IC as possible.
Pin4	LXSD	Step-Down Converter Power-Switching Node. Connect LXSD to the step-down converter inductor. LXSD is the drain of the P-channel switch and N-channel synchronous rectifier. LXSD is high impedance in shutdown.
Pin5	INSD	Step-Down Converter Input. INSD can connect to OUTSU, effectively making OUTSD a buck-boost output from the battery. Bypass to GND with a 1 μ F ceramic capacitor if connected to OUTSU. INSD may also be connected to the battery, but should not exceed OUTSU by more than a Schottky diode forward voltage. Bypass INSD with a 10 μ F ceramic capacitor when connecting to the battery input. A 10k Ω internal resistance connects OUTSU and INSD.
Pin6	ONSD	Step-Down Converter On/Off Control Input. Drive ONSD high to turn on the step-down converter. This pin has an internal 330k Ω pulldown resistor. ONSD does not start until OUTSU is in regulation.
Pin7	COMPSD	Step-Down Converter Compensation Node. Connect a series RC from COMPSD to GND to compensate the control loop. COMPSD is pulled to GND in normal shutdown and during thermal shutdown (see the Step-Down Compensation section).
Pin8	FBSD	Step-Down Converter Feedback Input. For a 1.5V output, short FBSELSD to GND and connect FBSD to OUTSD. For other voltages, short FBSELSD to OUTSU and connect a resistive voltage-divider from OUTSD to FBSD to GND. The FBSD feedback threshold is 1.25V. This pin is high impedance in shutdown.
Pin9	ON1	Auxiliary Controller 1 On/Off control Input Drive ON1 high to turn on. This pin has an internal 330k Ω pulldown resistor. ON1 cannot start until OUTSU is in regulation.
Pin10	ON2	Auxiliary Controller 2 On/Off control Input Drive ON2 high to turn on. This pin has an internal 330k Ω pulldown resistor. ON2 cannot start until OUTSU is in regulation.
Pin11	ON3	Auxiliary Controller 3 On/Off control Input Drive ON3 high to turn on. This pin has an internal 330k Ω pulldown resistor. ON3 cannot start until OUTSU is in regulation.
Pin12	ONSU	Step-up Converter On/Off Control. Drive ONSU high to turn on the step-up converter. All other control pins are locked out until 2ms after the step-up output has reached its final value. This pin has an internal 330k Ω resistance to GND.
Pin13	REF	Reference Output. Bypass REF to GND with a 0.1 μ F or greater capacitor. The maximum allowed load on REF is 200 μ A. REF is actively pulled to GND when all converters are shut down.
Pin14	FBSU	Step-Up Converter Feedback Input. To regulate OUTSU to 3.35V, connect FBSELSU to GND. FBSU may be connected to OUTSU or GND. For other output voltages, connect FBSELSU to OUTSU and connect a resistive voltage-divider from OUTSU to FBSU to GND. The FBSU feedback threshold is 1.25V. This pin is high impedance in shutdown.
Pin15	COMPSU	Step-Up Converter Compensation Node. Connect a series RC from COMPSU to GND to compensate the control loop. COMPSD is pulled to GND in normal shutdown and during thermal shutdown (see the Step-Down Compensation section).




■ Pin Description

Pin16	FBSELSU	Step-Up Feedback Select Pin. With FBSELSU = GND, OUTSU regulates to 3.35V. With FBSELSU = OUTSU, FBSELSU regulates to a 1.25V threshold for use with external feedback resistors. This pin is high impedance in shutdown.
Pin17	FBSELSU	Step-Down Feedback Select Pin. With FBSELSU = GND, FBSD regulates to 1.5V. With FBSELSU = OUTSU, FBSD regulates to a 1.25V for use with external feedback resistors. This pin is high impedance in shutdown.
Pin18	FBSEL1	Auxiliary Controller 1 Feedback Select Pin. With FBSEL1 = GND and FB1 regulates to 5V. With FBSEL1=OUTSU, FB1 regulates to 1.25V for use with external feedback resistors. This pin is high impedance in shutdown.
Pin19	OSC	Oscillator Control. Connect a timing capacitor from OSC to GND and a timing resistor from OSC to OUTSU to set the oscillator frequency between 100kHz and 1MHz. This pin is high impedance in shutdown.
Pin20	PGNDB	Power Ground. Connect PGNDA and PGNDB together and to GND with short trace as close to the IC as possible.
Pin21	LXSU	Step-Up Converter Power-Switching Node. Connect LXSU to the step-up converter inductor. LXSU is high impedance in shutdown.
Pin22	OUTSUA	Step-Up Converter Output. OUTSUA is the power output of the step-up converter. Connect OUTSUA to OUTSUB at the IC.
Pin23	SDOK	This open-drain output goes high impedance when the step-down has successfully completed soft-start.
Pin24	COMP3	Auxiliary Controller 3 Compensation Node. Connect a series resistor-capacitor form COMP3 to GND to compensate the control loop. COMP3 is actively driven to GND in shutdown and thermal limit.
Pin25	FB3	Auxiliary Controller 3 Feedback Input. Connect a resistive voltage-divider from the output voltage to FB3 to GND. The FB3 feedback threshold is 1.25V. This pin is high impedance in shutdown.
Pin26	OUTSUB	Step-Up Converter Output. OUTSUB powers the ML1565 and is the sense input when FBSELSU is GND and the output is 3.3V. Connect OUTSUA to OUTSUB.
Pin27	DL3	Auxiliary Controller 3 Gate-Drive Output. Connect the gate of an N-channel MOSFET to DL3. DL3 swings from GND to OUTSU and supplies up to 500mA. DL3 is driven to GND in shutdown and thermal limit.
Pin28	DL2	Auxiliary Controller 2 Gate-Drive Output. Connect the gate of an N-channel MOSFET to DL2. DL2 swings from GND to OUTSU and supplies up to 500mA. DL2 is driven to GND in shutdown and thermal limit.
Pin29	DL1	Auxiliary Controller 1 Gate-Drive Output. Connect the gate of an N-channel MOSFET to DL1. DL1 swings from GND to OUTSU and supplies up to 500mA. DL1 is driven to GND in shutdown and thermal limit.
Pin30	GND	Quiet Ground. Connect GND to PGND as close to the IC as possible.
Pin31	COMP2	Auxiliary Controller 2 compensation Node. Connect a series resistor-capacitor from COMP2 to GND to compensate the control loop. COMP2 is actively driven to GND in shutdown and thermal limit.
Pin32	FB2	Auxiliary Controller 2 Feedback Input. Connect a resistive voltage-divider form the output voltage to FB2 to GND to set the output voltage. The FB2 feedback threshold is 1.25V. This pin is high impedance in shutdown.
Exposed Pad	EP	Exposed Underside Metal Pad. This pad must be soldered to the PC board to achieve package thermal and mechanical ratings. The exposed pad is electrically connected to GND.



■ Typical Application Circuit





■ Detailed Description (1)

The ML1565 is a complete digital still camera power conversion IC. It can accept input from a variety of sources including single-cell Li+ batteries, 2-cell alkaline or NiMH batteries, as well as systems designed to accept both battery types. The ML1565 includes five DC-to-DC converter channels to generate all required voltages.

- 1) Synchronous rectified step-up DC-to-DC converter with on-chip MOSFETs--This typically supplies 3.3V for main system power.
- 2) Synchronous rectified step-down DC-to-DC converter with on-chip MOSFETs--Powering the stepdown from the step-up output provides efficient (up to 90%) buck-boost functionality that supplies a regulated output when the battery voltage is above or below the output voltage. The step-down can also be powered from the battery.
- 3) Auxiliary DC-to-DC Controller 1--- Typically used for 5V output for motor, strobe, or other functions as required.
- 4) Auxiliary DC-to-DC Controller 2--Typically supplies LCD bias voltages with either a multi-output flyback transformer, or boost converter with charge pump inverter. Alternately may power white LEDs for LCD backlighting.
- 5) Auxiliary DC-to-DC Controller 3· Typically supplies CCD bias voltages with either a multi-output flyback transformer, or boost converter with charge pump inverter.

All ML1565 DC-to-DC converter channels employ fixed frequency PWM operation. In addition to multiple DC-to-DC channels, the ML1565 also includes overload protection, soft-start circuitry, adjustable PWM operating frequency, and a power-OK(POK) output to signal when the step-down converter output voltage (for CPU core) is in regulation.

● Step-up DC-to-DC Converter

The step-up DC-to-DC converter channel generates a 2.7V to 5.5V output voltage range from a 0.9V to 5.5V battery input voltage. An internal switch and synchronous rectifier allow conversion efficiencies as high as 95% while reducing both circuit size and the number of external components. Under moderate to heavy loading,

The converter operates in a low-noise PWM mode with constant frequency. Switching harmonics generated by fixed-frequency operation are consistent and easily filtered. The step-up is a current-mode PWM. An error signal (at COMPSU) represents the difference between the feedback voltage and the reference. The error signal programs the inductor current to regulate the output voltage. At light loads (under 75mA when boosting from 2V to 3.3V), efficiency is enhanced by burst mode in which switching occurs only as needed to service the load. In this mode, the inductor current peak is limited to typically 200mA for each pulse.

● Step-Down DC-to-DC Converter

The step-down DC-to-DC converter channel is optimized for generating output voltages down to 1.25V. Lower output voltages can be set by adding an additional resistor (see the Applications Information section). An internal switch and synchronous rectifier allow conversion efficiencies as high as 95% while reducing both circuit size and the number of external components. Under moderate to heavy loading, the converter operates in a low-noise PWM mode with constant frequency. Switching harmonics generated by fixed-frequency, operation are consistent and easily filtered. The step-down is a current-mode PWM. An error signal (at COMPSD) represents the difference between the feedback voltage and the reference. The error signal programs the inductor current to regulate the output voltage. At light loads (under 120 mA), efficiency is enhanced by burst mode in which switching occurs only as needed to service the load. In this mode, the inductor current peak is limited to 150mA (typ) for each pulse.

The step-down remains inactive until the step-up DC-to-DC is in regulation. This means that the step-down DC-to-DC on/off pin (ONSD) is overridden by ONSU. The soft-start sequence for the step-down begins 1024 OSC cycles after the step-up output is in regulation. If the step-up, step-down, or any of the auxiliary controllers remains faulted for 200ms, all channels turn off. The step-down also features an open-drain SDOK output that goes low when the output is in regulation.

■ Detailed Description (2)

● Buck-Boost Operation

The step-down input can be powered from the output of the step-up. By cascading these two channels, the step-down output can maintain regulation even as the battery voltage falls below the step-down output voltage. This is especially useful when trying to generate 3.3V from 1-cell Li+ inputs, or 2.5V from 2-cell alkaline or NiMH inputs, or when designing a power supply that must operate from both Li+ and alkaline/NiMH inputs. Compound efficiencies of up to 90% can be achieved when the step-up and step-down are operated in series. Note that the step-up output supplies both the step-up load and the step-down input current when the step-down is powered from the step-up. The step-down input current reduces the available step up output current for other loads.

● Direct Battery Step-down Operation

The step-down converter can also be operated directly from the battery as long as the voltage at INSD does not exceed OUTSU by more than a Schottky diode forward voltage. When using this connection, connect a Schottky diode from the battery input to OUTSU to INSD, which adds a small additional current drain (of approximately $(V_{OUTSU} - V_{INSD}) / 10k\Omega$ from OUTSU when INSD is not connected directly to OUTSU).

Step-down direct battery operation improves efficiency for the step-down output (up to 95%), but limits the upper limit of the output voltage to 200mV less than the minimum battery voltage. In 1-cell Li+ designs (with a 2.7V min), the output can be set up to 2.5V. In 2-cell alkaline or

NiMH designs, the output may be limited to 1.5V or 1.8V, depending on the minimum allowed cell voltage.

The step-down can only be briefly operated in dropout since the ML1565 fault protection detects the out-of-regulation condition and activates after 100,000 OSC cycles, or 200ms at 500kHz. At that point, all ML1565 channels shut down.

● Auxiliary DC-to-DC Controllers

The three auxiliary controllers operate as fixed-frequency voltage-mode PWM controllers. They do not have internal MOSFETs, so output power is determined by external components. The controllers regulate output voltage by modulating the pulse width of the DL_ drive signal to an external N-channel MOSFET switch.

Figure 3 shows a functional diagram of an AUX controller channel. A sawtooth oscillator signal at OSC governs timing. At the start of each cycle, DL_ goes high, turning on the external N-FET switch. The switch then turns off when the internally level-shifted sawtooth rises above COMP_ or when the maximum duty cycle is exceeded. The switch remains off until the start of the next cycle. A transconductance error amplifier forms an integrator at COMP_ so that DC high-loop gain and accuracy can be maintained.

The auxiliary controllers do not start until the step-up DC-to-DC output is in regulation. If the step-up, step-down or any of the auxiliary controllers remains faulted for 100,000 OSC cycles, the all ML1565 channels latch off.




Figure 3. PWM Auxiliary Controller Functional Diagram



■ Detailed Description (3)

● Maximum Duty Cycle

The ML1565 auxiliary PWM controllers have a guaranteed maximum duty cycle of 80%. That is to say that all controllers can achieve at least 80% and typically reach 85%. In boost designs that employ continuous current, the maximum duty cycle limits the boost ratio such that:

$$1 - V_{IN} / V_{OUT} \leq 80\%$$

With discontinuous inductor current, no such limit exists for the input/output ratio since the inductor has time to fully discharge before the next cycle begins.

● Fault Protection

The ML1565 has robust fault and overload protection. After power-up, the device is set to detect an out-of-regulation state that could be caused by an overload or short. If any DC-to-DC converter channel (step-up, Step-down, or any of the auxiliary controllers) remains faulted for 100,000 clock cycles, then ALL outputs latch off until the step-up DC-to-DC converter is reinitialized by the ONSU pin, or by cycling of input power. The fault-detection circuitry for any channel is disabled during its initial turn-on soft-start sequence.

Note that output of the step-up, or that of any auxiliary channel set up in boost configuration, does not fall to 0V during shutdown or fault. This is due to the current path from the battery to the output that remains even when the channel is off. This path exists through the boost inductor and the synchronous rectifier body diode. An auxiliary boost channel falls to the input voltage minus the rectifier drop during fault and shutdown. OUTSU falls to the input voltage minus the synchronous rectifier body diode drop during shutdown, and also during fault if the input voltage exceeds 2.5V. If the input voltage is less than 2.5V, OUTSU remains at 2.5V due to operation of the startup oscillator, but can source only limited current.

● Reference

The ML1565 has internal 1.250V reference. Connect a 0.1μF ceramic bypass capacitor from REF to GND within 0.2in (5mm) of the REF pin. REF can source up to 200μA and is enabled whenever ONSD is high and OUTSD is above 2.5V. If the application requires that REF be loaded beyond 200μA, it may be buffered with a unity-gain amplifier or op amp.

● Oscillator

All ML1565 DC-to-DC converter channels employ fixed frequency PWM operation. The operating frequency is set by an RC network at the OSC pin. The range of usable setting is 100kHz to 1MHz.

The oscillator uses a comparator, a 300ns one-shot, and an internal N-FET switch in conjunction with an external timing resistor and capacitor (Figure 4). When the switch is open, the capacitor voltage exponentially approaches the step-up output voltage from zero with a time constant given by the $R_{osc} \cdot C_{osc}$ product. The comparator output switches high when the capacitor voltage reaches $V_{REF}(1.25V)$. In turn, the one-shot activates the internal MOSFET switch to discharge the capacitor within a 300ns interval, and the cycle repeats. Note that the oscillation frequency changes as the main output voltage ramps upward following startup. The oscillation frequency is constant once the main output is in regulation.




Figure 4 Master Oscillator



■ Detailed Description (4)

● Low-Voltage Startup Oscillator

The ML1565 internal control and reference-voltage circuitry receive power from OUTSU and do not function when OUTSU is less than 2.5V. To ensure low-voltage startup, the step-up employs a low-voltage startup oscillator that activates at 0.9V. The startup oscillator drives the internal N-channel MOSTFET at LXSU until OUTSU reaches 2.5V, at which point voltage control is passed to the current-mode PWM circuitry.

Once in regulation, the ML1565 operates with inputs as low as 0.7V since internal power for the IC is supplied by OUTSU. At low input voltages, the ML1565 can have difficulty starting into heavy loads.

● Soft-Start

The ML1565 step-down and AUX_ channels feature a soft-start function that limits inrush current and prevents excessive battery loading at startup by ramping the output voltage to the regulation voltage. This is achieved by increasing the internal reference inputs to the controller transconductance amplifiers from 0V to the 1.25V reference voltage over 4096 oscillator cycles (8ms at 500kHz) when initial power is applied or when a channel is enabled. Soft-start is not included in the step-up converter in order to avoid limiting startup capability with loading.

● Shutdown

The step-up converter is activated with a high input at ONSU. The step-down and auxiliary DC-to-DC converters 1, 2, and 3 activate with a high input at ONSD, ON1, ON2, and ON3, respectively. The auxiliary controllers and step-down cannot be activated until OUTSU is in regulation. For automatic startup, connect ON_ to OUTSU or a logic level greater than 1.6V.

■ Design Procedure (1)

● Setting the Switching Frequency

Choose a switching frequency to optimize external component size or circuit efficiency for any particular ML1565 application. Typically, switching frequencies between 300kHz and 600kHz offer a good balance between component size and circuit efficiency. Higher frequencies generally allow smaller components and lower frequencies give better conversion efficiency. The switching frequency is set with an external timing resistor (Rosc) and capacitor (Cosc). At the beginning of a cycle, the timing capacitor charges through the resistor until it reaches VREF. The charge time, t1, is:

t1 = -Rosc·Cosc ln [1 - 1.25 / VOUTSU]

Table 1. Voltage Setting Summary

Channel FB_	FB THRESHOLD (FBSEL_LOW)	FB THRESHOLD (FBSEL_HIGH)
FBSU	3.35V	1.25V
FBSD	1.5V	
FB1	5V	
FB2	Always 1.25V (FBSEL is not provided for these channels)	
FB2		

The capacitor voltage is then given time (t2 = 300ns) to discharge. The oscillator frequency is

fosc = 1 / (t1 + t2)

fosc can operate from 100kHz to 1MHz. Choose Cosc between 47pF and 470pF. Determine Rosc from the equation:

Rosc = (300ns - 1 / fosc) / (Cosc ln [1-1.25/VOUTSU])

See the Typical operating Characteristics for fosc versus ROSC using different values of COSC.



■ Design Procedure (2)

● Setting Output voltages

The ML1565 step-up / step-down converters and the AUX1 controllers have both factory-set and adjustable output voltages. These are selected by FBSEL_ for the appropriate channel. When FBSEL_ is low, the channel output regulates at its preset voltage. When FBSEL_ is high, the channel regulates FB_ at 1.25V for use with external feedback resistors.

When setting the voltage for auxiliary channels 2 and 3, or when using external feedback at FBSU, FBSD, or FB1, connect a resistive voltage-divider from the output voltage to the corresponding FB_ input. The FB_ input bias current is less than 100nA, so choose the low-side (FB_-to-GND) resistor (R_L), to be 100kΩ or less. Then calculate the high-side (output-to-FB_) resistor (R_H) using:

$$R_H = R_L [(V_{OUT} / 1.25) - 1]$$

● General Filter Capacitor Selection

The input capacitor in DC-to-DC converter reduces current peaks drawn from the battery, or other input power source, and reduces switching noise in the controller. The impedance of the input capacitor at the switching frequency should be less than that of the input source so that high-frequency switching currents do not pass through the input source.

The output capacitor keeps output ripple small and ensure control-loop stability. The output capacitor must also have low impedance at the switching frequency. Ceramic, polymer, and tantalum capacitors are suitable, with ceramic exhibiting the lowest ESR and high-frequency impedance.

Output ripple with a ceramic output capacitor is approximately:

$$V_{RIPPLE} = I_{L(PEAK)} [1 / (2\pi f_{OSC} C_{OUT})]$$

If the capacitor has significant ESR, the output ripple component due to capacitor ESR is:

$$V_{RIPPLE} = I_{L(PEAK)} ESR$$

Output capacitor specifics are also discussed in the Step-Up Compensation section and the Step-Down Compensation section.

● Step-Up Component Selection

The external components required for the step-up are an inductor, input and output filter capacitor, and compensation RC. Typically, the inductor is selected to operate with continuous current for best efficiency. An exception might be if the step-up ratio, (V_{OUT} / V_{IN}), is greater than 1/(1 - D_{MAX}), where D_{MAX} is the maximum PWM duty factor of 80%.

When using the step-up channel to boost from a low input voltage, loaded startup is aided by connecting a Schottky diode from the battery to OUTSU. See the Minimum Startup Voltage vs. Load Current graph in the Typical Operating characteristics.

● Step-Up Inductor

In most step-up designs, a reasonable inductor value (L_{IDEAL}) can be derived from the following equation. Which sets continuous peak-to-peak inductor current at one-half the DC inductor current:

$$L_{IDEAL} = [2 V_{IN(MAX)} D (1-D)] / (I_{OUT} f_{OSC})$$

where D is the duty factor given by:

$$D = 1 - (V_{IN} / V_{OUT})$$

Given L_{IDEAL}, the consistent peak-to peak inductor current is 0.5I_{OUT} / (1-D). The peak inductor current, I_{IND(PK)}=1.25I_{OUT} / (1-D). Inductance values smaller than L_{IDEAL} can be used to reduce inductor size. However, if much smaller values are used, the inductor current rises and a larger output capacitance may be required to suppress output ripple.



■ Design Procedure (3)

- Step-Up Component Selection
- Step-Up compensation

The inductor and output capacitor are usually chosen first in consideration of performance, size, and cost. The compensation resistor and capacitor are then chosen to optimize control-loop stability. In some cases it may help to readjust the inductor or output capacitor value to get optimum results. For typical designs, the component values in the circuit of Figure 1 yield good results.

The step-up converter employs current-mode control, thereby simplifying the control-loop compensation. When the converter operates with continuous inductor current (typically the case), a right-half-plane zero (RHPZ) appears in the loop-gain frequency response. To ensure stability, the control-loop gain should crossover (drop below unity gain) at a frequency (f_c) much less than that of the right-half-plane zero.

The relevant characteristics for step-up channel compensation are:

- 1) Transconductance (from FBSU to COMPSU), g_{mEA} (135 μ S)
- 2) Current-sense amplifier transresistance, R_{CS} , (0.3V/A)
- 3) Feedback regulation voltage, V_{FB} (1.25V)
- 4) Step-up output voltage, V_{SUOUT} , in V
- 5) Output load equivalent resistance, R_{LOAD} ,
in $\Omega = V_{SUOUT} / I_{LOAD}$

The key steps for step-up compensation are:

- 1) Place f_c sufficiently below the RHPZ and calculate C_c .
- 2) Select R_c based on the allowed load-step transient. R_c sets a voltage delta on the COMP pin that corresponds to load current step.
- 3) Calculate the output filter capacitor (C_{OUT}) required to allow the R_c and C_c selected.
- 4) Determine if C_p is required (if calculated to be >10pF).
For continuous conduction, the right-plane zero frequency (f_{RHPZ}) is given by:

$$f_{RHPZ} = \frac{V_{OUTSU} (1-D)^2}{2\pi L I_{LOAD}}$$

where D = the duty cycle = $1 - (V_{IN} / V_{OUT})$, L is the inductor value, and I_{LOAD} is the maximum output current. Typically target crossover (f_c) for 1/6 the RHPZ. For example, if we assume $V_{IN} = 2V$, $V_{OUT} = 3.35V$, and $I_{OUT} = 0.5A$, then $R_{LOAD} = 6.7\Omega$.

If we select $L = 3.3\mu H$ then:

$$f_{RHPZ} = 3.35(2/3.35)^2 / (2\pi \times 4.7 \times 10^{-6} \times 0.5) = 115kHz$$

Small, High-Efficiency, Five-channel
Digital Still Camera Power Supply
Choose $f_c = 200kHz$. Calculate C_c :

$$\begin{aligned} C_c &= (V_{FB} / V_{OUT})(R_{LOAD} / R_{CS})(g_m / 2\pi f_c)(1-D) \\ &= (1.25/3.35)(6.7/0.3) \times (135\mu S / 6.28 \times 20kHz) \\ &\quad (2/3.35) = 5.35nF \end{aligned}$$

Choose 6.8nF. Now select R_c such that transient droop requirements are met. For example, if 4% transient droop is allowed, the input to the error amplifier moves 0.04 x 1.25V, or 50mV. The error amp output drives 50mV x 135 μ S, or 6.75 μ A, across R_c to provide transient gain. Since the current-sense transresistance is 0.3 V/A, the value of R_c that allows the required load step swing:

$$R_c = 0.3 I_{IND(PK)} / 6.75\mu A$$

In a step-up DC-to-DC converter, if L_{IDEAL} is used, output current relates to inductor current by:

$$I_{IND(PK)} = 1.25 I_{OUT} / (1-D) = 1.25 I_{OUT} V_{OUT} / V_{IN}$$

Thus, for a 400mA output load step with $V_{IN} = 2V$ and $V_{OUT} = 3.35V$:

$$R_c = [1.25(0.3 \times 0.4 \times 3.35) / 2] / 6.75\mu A = 37k\Omega$$

Note that the inductor does not limit the response in this case since it can ramp at $2V/3.3\mu H$, or 606mA/ μ s. The output filter capacitor is then chosen so that the $C_{OUT} R_{LOAD}$ pole cancels the $R_c C_c$ Zero.

$$C_{OUT} R_{LOAD} = R_c C_c$$

For example:

$$C_{OUT} = 37k\Omega \times 6.8nF / 6.7 = 37.5\mu F$$

Since a reasonable value for C_{OUT} is 47 μ F rather than 37.5, choose 47 μ F and rescale R_c :

$$R_c = 47\mu F \times 6.7 / 6.8nF = 46.3k\Omega$$

which provides a slightly higher transient gain and consequently less transient droop than previously selected. If the output filter capacitor has significant ESR, a zero occurs at:

$$Z_{ESR} = 1 / (2\pi C_{OUT} R_{ESR})$$

If $Z_{ESR} > f_c$, it can be ignored, as is typically the case with ceramic output capacitors. If Z_{ESR} is less than f_c , it should be cancelled with a pole set by capacitor C_p connected from COMPSU to GND:

$$C_p = C_{OUT} R_{ESR} / R_c$$

If C_p is calculated to be < 10pF, it can be omitted.



■ Design Procedure (4)

- Step-Down Component Selection
- Step-Down Inductor

The external components required for the step-down are an inductor, input and output filter capacitors, and compensation RC network. The ML1565 step-down converter provides best efficiency with continuous inductor current. A reasonable inductor value (L_{IDEAL}) can be derived from:

$$L_{IDEAL} = 2(V_{IN}) D (1-D) / (I_{OUT} f_{OSC})$$

which sets the peak-to-peak inductor current at 1/2 the DC inductor current. D is the duty cycle:

$$D = V_{OUT} / V_{IN}$$

Given L_{IDEAL} , the peak-to-peak inductor current variation is $0.5 I_{OUT}$. The absolute peak inductor current is $1.25 I_{OUT}$. Inductance values smaller than L_{IDEAL} can be used to reduce inductor size. However, if much smaller values are used, inductor current rises and a large output capacitance may be required to suppress output ripple. Larger values than L_{IDEAL} can be used to obtain higher output current, but with typical larger inductor size.

- Step-Down Compensation

The relevant characteristics for step-down compensation are:

- 1) Transconductance (from FBSD to COMPSD), g_{mEA} (135 μ S)
- 2) Step-down slope compensation pole, $P_{SLOPE} = V_{IN} / (\pi L)$
- 3) Current-sense amplifier transresistance, R_{CS} , (0.6V/A)
- 4) Feedback regulation voltage, V_{FB} (1.25V)
- 5) Step-down output voltage, V_{SD} , in V
- 6) Output load equivalent resistance, R_{LOAD} in $\Omega = V_{OUTSD} / I_{LOAD}$

The key steps for step-down compensation are:

- 1) Set the compensation RC zero to cancel the R_{LOAD} C_{OUT} pole.
- 2) Set the loop crossover below the lower of 1/5 the slope compensation pole, or 1/5 the switching frequency.

If we assume $V_{IN} = 3.35V$, $V_{OUT} = 1.5V$, and $I_{OUT} = 350mA$, then $R_{LOAD} = 4.3\Omega$

If we select $L = 4.7\mu H$ and $f_{OSC} = 440kHz$,

$P_{SLOPE} = V_{IN} / (\pi L) = 214kHz$, so choose $f_c = 40kHz$ and calculate Cc:

$$\begin{aligned} C_c &= (V_{FB} / V_{OUT})(R_{LOAD} / R_{CS}) (g_m / 2\pi f_c) \\ &= (1.25/1.5)(4.3/0.6) \times (135\mu S / (6.28 \times 40kHz)) \\ &= 3.2nF \end{aligned}$$

Choose 3.3nF. Now select R_c such that transient droop requirements are met. For example, if 4% transient droop is allowed, the input to the error amplifier moves $0.04 \times 1.25V$, or 50mV. The error amp output drives $50mV \times 135\mu S$, or $6.75\mu A$ across R_c to provide transient gain. Since the current-sense transresistance is 0.6V/A, the value of R_c that allows the required load step swing:

$$R_c = 0.6 I_{IND(PK)} / 6.75\mu A$$

In a step-down DC-to-DC converter, if L_{IDEAL} is used, output current relates to inductor current by:

$$I_{IND(OK)} = 1.25 I_{OUT}$$

Thus, for a 250mA output load step with $V_{IN} = 3.35V$ and $V_{OUT} = 1.5V$:

$$R_c = (1.25 \times 0.6 \times 0.25) / 6.75\mu A = 27.8k\Omega$$

Choose 27k Ω . Note that the inductor does not limit the response in this case since it can ramp at $(V_{IN}-V_{OUT})/4.7\mu H$, or $(3.35 - 1.5)/4.7\mu H = 394mA/\mu s$. The output filter capacitor is then chosen so that the $C_{OUT}R_{LOAD}$ pole cancels the R_cC_c zero:

$$C_{OUT}R_{LOAD} = R_cC_c$$

For example: $C_{OUT} = 27k\Omega \times 3.3nF / 4.3 = 20.7\mu F$

Choose 22 μF . If the output filter capacitor has significant ESR, a zero occurs at:

$$Z_{ESR} = 1 / (2\pi C_{OUT}R_{ESR})$$

If $Z_{ESR} > f_c$, it can be ignored, as is typically the case with ceramic output capacitors. If Z_{ESR} is less than f_c , it should be cancelled with a pole set by capacitor C_p connected from COMPAD to GND.

$$C_p = C_{OUT}R_{ESR} / R_c$$

If C_p is calculated to be $< 10pF$, it can be omitted.

- Auxiliary Controller Component Selection

- Diode

For most auxiliary applications, a Schottky diode rectifies the output voltage. The Schottky diode's low forward voltage and fast recovery time provide the best performance in most applications. Silicon signal diodes (such as 1N4148) are sometimes adequate in low-current ($< 10mA$) high-voltage ($> 10V$) output circuits where the output voltage is large compared to the diode forward voltage.



■ Design Procedure (5)

- **Auxiliary controller Component Selection**
- **External MOSFET**

All ML1565 auxiliary controllers drive external logic-level N-channel MOSFETs. Significant MOSFET selection parameters are:

- 1) On-resistance ($R_{DS(ON)}$)
- 2) Maximum drain-to-source voltage ($V_{DS(MAX)}$)
- 3) Total gate charge (Q_G)
- 4) Reverse transfer capacitance (CR_{SS})

DL_{-} swings between $OUTSU$ and GND. Use a MOSFET with on-resistance specified at or below the main output voltage. The gate charge, Q_G , includes all capacitance associated with charging the gate and helps to predict MOSFET transition time between on and off states. MOSFET power dissipation is a combination of on-resistance and transition losses. The on-resistance loss is:

$$P_{RDSON} = D I_L^2 R_{DS(ON)}$$

where D is the duty cycle, I_L is the average inductor current, and $R_{DS(ON)}$ is MOSFET on-resistance. The transition loss is approximately:

$$P_{TRANS} = (V_{OUT} I_L f_{OSC} t_T) / 3$$

where V_{OUT} is the output voltage, I_L is the average inductor current, f_{OSC} is the switching frequency, and t_T is the transition time. The transition time is approximately Q_G / I_G , where Q_G is the total gate charge, and I_G is the gate drive current (typically 0.5A). the total power dissipation in the MOSFET is:

$$P_{MOSFET} = P_{RDSON} + P_{TRANS}$$

- **Auxiliary Compensation**

The auxiliary controllers employ voltage-mode control to regulate their output voltage. Optimum compensation somewhat depends on whether the design uses continuous or discontinuous inductor current.

- **Discontinuous Inductor Current**

When the inductor current falls to zero on each switching cycle, it is described as discontinuous. The inductor is not utilized as efficiently as with continuous current. This often has little negative impact in light-load applications since the coil losses may already be low compared to other losses. A benefit of discontinuous inductor current is more flexible loop compensation and no maximum duty-cycle restriction on boost ratio.

To ensure discontinuous operation, the inductor must have a sufficiently low inductance to fully discharge on each cycle. The occurs when:

$$L < [V_{IN}^2 (V_{OUT} - V_{IN}) / V_{OUT}^3] [R_{LOAD} / (2f_{OSC})]$$

A discontinuous current boost has a single pole at:

$$f_P = (2V_{OUT} - V_{IN}) / (2\pi R_{LOAD} C_{OUT} V_{OUT})$$

Choose the integrator capacitor such that the unity-gain Crossover (f_C) occurs at $f_{OSC} / 10$ or lower. Note that for many auxiliary circuits, such as those powering motors, LEDs, or other loads that do not require fast transient response, it is often acceptable to over compensate by setting f_C at $f_{OSC} / 20$ or lower. C_C is then determined by:

$$C_C = [2V_{OUT}V_{IN} / (2V_{OUT} - V_{IN}) V_{RAMP}] [V_{OUT} / (K(V_{OUT} - V_{IN}))^{1/2} [V_{FB} / V_{OUT}] (g_M / 2\pi f_C)]$$

where $K = 2 L f_{OSC} / R_{LOAD}$, and V_{RAMP} is the internal slope compensation voltage ramp of 1.25V. The $C_C R_C$ zero is then used to cancel the f_P pole, so:

$$R_C = R_{LOAD} C_{OUT} V_{OUT} / [(2V_{OUT} - V_{IN}) C_C]$$

- **Continuous Inductor Current**

Continuous inductor current can sometimes improve boost efficiency by lowering the ratio between peak inductor current and output current. It does this at the expense of a larger inductance value that requires larger size for a given current rating. With continuous inductor current boost operation, there is a right-plane zero at:

$$f_{RHPZ} = (1-D)^2 R_{LOAD} / (2\pi L)$$

where $(1-D) = V_{IN} / V_{OUT}$ (in a boost converter). A complex pole pair is located at:

$$f_0 = V_{OUT} / [2\pi V_{IN} (L C_{OUT})^{1/2}]$$

If the zero due to the output capacitor capacitance and ESR is less than 1/10 the right-plane zero:

$$Z_{COUT} = 1 / (2\pi C_{OUT} R_{ESR}) < f_{RHPZ} / 10$$

Choose C_C such that the crossover frequency f_C occurs at Z_{COUT} . The ESR zero provides a phase boost at crossover.

$$C_C = (V_{IN} / V_{RAMP})(V_{FB} / V_{OUT})(g_M / (2\pi Z_{COUT}))$$

Choose R_C to place the integrator zero, $1/(2\pi R_C C_C)$, at f_0 to cancel one of the pole pairs:

$$R_C = V_{IN} (L C_{OUT})^{1/2} / (V_{OUT} C_C)$$

If Z_{COUT} is not less than $f_{RHPZ} / 10$ (as is typical with ceramic output capacitors) and continuous conduction is required, then cross the loop over before f_{RHPZ} and f_0 :

$$f_C < f_0/10, \text{ and } f_C < f_{RHPZ} / 10$$

In that case:

$$C_C = (V_{IN} / V_{RAMP}) (V_{FB} / V_{OUT}) (g_M / 2\pi f_C)$$

Place $1 / (2\pi R_C C_C) = 1 / (2\pi R_{LOAD} C_{OUT})$, so that $R_C = R_{LOAD} C_{OUT} / C_C$ or reduce the inductor value for discontinuous operation.

■ Applications Information (1)

- LED, LCD, and Other Boost Applications

Any auxiliary channel can be used for a wide variety of step-up applications. These include generation 5V or some other voltage for motor or actuator drive, generating 15V or similar voltage for LCD bias, or generating a step-up current source to efficiently drive a series array of white LEDs for display backlighting. Figures 5 and 6 show examples of these applications.




Figure 5. Using an AUX_ Controller Channel to Generate LCD Bias




Figure 6. AUX_ Channel Powering a White LED Step-Up Current Source

- SEPIC Buch-Boost

The ML1565's internal switch step-up and step-down can be cascaded to make a high-efficiency buck-boost converter, but it may sometimes be desirable to build a second buck-boost converter with an AUX_ controller. One type of step-up/step-down converter is the SEPIC (Figure 7). Inductors L1 and L2 can be separate inductors or wound on a single core and coupled like a transformer. Typically, a coupled inductor improves efficiency since some power is transferred through the coupling, causing less power to pass through the coupling capacitor (C2). Likewise, C2 should have low ESR to improve efficiency. The ripple current rating must be greater than the larger of the input and output currents. The MOSFET (Q1) drain-to-source voltage rating, and the rectifier (D1) reverse-voltage rating must exceed the sum of the input and output voltages. Other types of step-up/step-down circuits are a flyback converter and a step-up converter followed by a linear regulator.




Figure 7. Auxiliary SEPIC Configuration

■ Applications Information (2)

● Multiple Output Flyback Circuits

Some applications require multiple voltages from a single converter channel. This is often the case when generating voltages for CCD bias or LCD power. Figure 8 shows a two-output flyback configuration with AUX_ controller. The controller drives an external MOSFET that switches the transformer primary. Two transformer secondaries generate the output voltages. Only one positive output voltage can be feedback, so the other voltages are set by the turn ratio of the transformer secondaries. The load stability of the other secondary voltages depends on transformer leakage inductance and winding resistance. Voltage regulation is best when the load on the secondary with feedback is small when compared to the load on the one that is. Regulation also improves if the load current range is limited. Consult the transformer manufacturer for the proper design for a given application.




Figure 8. +15V and -7.5V CCD Bias with Transformer

● Boost with Charge Pump for Positive and Negative Outputs

Negative output voltages can be produced without a transformer, using a charge-pump circuit with an auxiliary controller as shown in Figure 9. When MOSFET Q1 turns off, the voltage at its drain rises to supply current to V_{OUT+} . At the same time, C1 charges to the voltage V_{OUT+} through D1.




Figure 9. ±15V Output Using a Boost with Charge-Pump Inversion

When the MOSFET turns on, C1 discharges through D3, thereby charging C3 to V_{OUT+} at V_{OUT-} but with inverted polarity. If different magnitudes are required for the positive and negative voltages, a linear regulator can be used at one of the outputs to achieve the desired voltages.

■ Applications Information (3)

● Using SDOK for Power Sequencing

SDOK goes low when the step-down reaches regulation. Some microcontrollers with low-voltage cores require that the high-voltage (3.3V) I/O rail not be powered up until the core has a valid supply. The circuit in Figure 11 accomplishes this by driving the gate of a PFET connected between the 3.3V output and the microcontroller I/O supply. Alternately, power sequencing may be implemented by connecting RC networks to the appropriate converter ON_ inputs.




Figure 11. Using SDOK to Gate 3.3V Power to CPU After the Core Voltage is OK

● Setting OUTSD Below 1.25V

The step-down feedback voltage is 1.25V when FBSELSD is high. With a standard two-resistor feedback network, the output voltage may be set to values between 1.25V and the input voltage. If a step-down output voltage less than 1.25V is desired, it can be set by adding a third feedback resistor from FB to a voltage higher than 1.25V (the step-up output is a convenient voltage for this) as shown in Figure 12. The equation governing output voltage shown in Figure 12 is:

$$0 = [(V_{SD} - V_{FBSD}) / R1] + [(0 - V_{FBSD}) / R2] + [(V_{SU} - V_{FBSD}) / R3]$$

where V_{SD} is the output voltage, V_{FBSD} is 1.25V, and V_{SU} is the step-up output voltage. Note that any available voltage that is higher than 1.25V can be used as the connection point for R3 on Figure 12 and for the V_{SD} term in the equation. Since there are multiple solutions for R1, R2, and R3, the above equation cannot be written in terms of one resistor. The best method for determining resistor values is to enter the above equation into a spreadsheet and test estimated resistors' values. A good starting point is with 100kΩ at R2 and R3.




Figure 12. Setting OUTSD for Outputs Below 1.25V

● Designing a PC Board


Good PC board layout is important to achieve optimal performance from the ML1565. Poor design can cause excessive conducted and/or radiated noise.

Conductors carrying discontinuous currents, and any high-current path should be made as short and wide as possible. A separate low-noise ground plane containing the reference and signal grounds should connect to the power-ground plane at only one point to minimize the effect of power-ground currents. Typically, the ground planes are best joined right at the IC.

Keep the voltage feedback network very close to the IC, preferably within 0.2in (5mm) of the FB_ pin. Nodes with high dV/dt (switching nodes) should be kept as small as possible and should be routed away from high-impedance nodes such as FB_.



■ Package Information



PKG.	QFN-32L 5mm x 5mm		
Symbol	Min.	Typ.	Max.
M1	4.90	5.00	5.10
M2	4.90	5.00	5.10
B1	0.50 BSC.		
B2	(ND-1)xB1		
B3	(NE-1)xB1		
B4	0.30	0.40	0.50
B5	0.25	-	-
B6	3.00	3.10	3.20
B7	3.00	3.10	3.20
B8	0.20	0.25	0.30
H1	0.70	0.75	0.80
H2	0	0.02	0.05
H3	0.20 REF		
JEDEC			

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use.