

OKI Semiconductor

FEDL9209-01<u>Issue Date: Oct.</u> 20, 2004

ML9209-xx

Vacuum fluorescent display tube controller driver

GENERAL DESCRIPTION

The ML9209-xx is an alphanumeric type vacuum fluorescent display (VFD) tube controller driver IC which can display alphanumeric characters, symbols, and bar charts.

Vacuum fluorescent display tube drive signals are generated by serial data sent from a micro-controller. A display system is easily realized by internal ROM and RAM for character display.

-01 is available as a general-purpose code.

Custom codes are provided on customer's request.

FEATURES

• Logic power supply and vacuum fluorescent display tube driving power supply (V_{DD})

: 3.3 V±10% or 5.0 V±10%

• Vacuum fluorescent display tube driving power supply (V_{FL})

: $V_{DD} - 20 \ V$ to $V_{DD} - 42 \ V$

• VFD driver output current

(VFD driver output can be connected directly to the VFD tube. No pull-down resistor is required.)

• Segment driver (SEG1-16) : $-6 \text{ mA } (V_{FL} = V_{DD} - 42 \text{ V})$ • Segment driver (AD1, 2) : $-15 \text{ mA } (V_{FL} = V_{DD} - 42 \text{ V})$ • Grid driver (COM1-16) : $-30 \text{ mA } (V_{FL} = V_{DD} - 42 \text{ V})$

• Content of display

CGROM : 16 segments 240 types (character data)
 CGRAM : 16 segments 16 types (character data)
 ADRAM : 16 (display digit)× 2 bits (symbol data)

• DCRAM : 16 (display digit) × 8 bits (register for character data display)

• Display control function

Display digits : 1 to 16 digits
 Display duty (brightness adjustment) : 16 stages

All display lights ON/OFF


Four interfaces with microcontroller: DA, \(\overline{CS}\), \(\overline{CP}\), \(\overline{RESET}\)
 Instruction executable with 1 byte (excluding data write for each RAM)

• Built-in oscillation circuit (resistor & capacitor connected externally)


• Package options:

44-pin plastic QFP (QFP44-P-910-0.80-2K) (ML9209-xxGA)

BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



44-Pin Plastic QFP

PIN DESCRIPTION

Pin	Symbol	Туре	Connects to	Description
28–38, 40–44	SEG1-16	0	VFD tube anode electrode	VFD tube anode electrode drive output. Directly connected to the VFD tube and no pull-down resistor is required. I _{OH} > -6 mA
1–16	COM1-16	0	VFD tube grid electrode	VFD tube grid electrode drive output. Directly connected to the VFD tube and no pull-down resistor is required. $I_{OH} > -30 \text{ mA}$
26, 27	AD1–2	0	VFD tube anode electrode	VFD tube anode electrode drive output. Directly connected to the VFD tube and no pull-down resistor is required. $I_{OH} > -15$ mA
18, 25	V_{DD}			The voltage supply between V _{DD} and GND is for the power
20	GND		Dower ounnly	supply for the internal logic. The voltage supply between V _{DD} and V _{FL} is for the power
17,39	V_{FL}	_	Power supply	supply for driving the VFD tube. Apply power to V_{DD} first, then to V_{FL} .
				Serial data input pin (positive logic).
24	DA	I	Microcontroller	Data is input from the LSB.
23	СP	I	Microcontroller	Shift clock input pin. Serial data is shifted in on a rising edge of $\overline{\text{CP}}$.
22	CS	I	Microcontroller	Chip select input pin. Serial data transfer is disabled when $\overline{\text{CS}}$ pin is "H" level.
21	RESET	I	Microcontroller	Reset input. Setting this pin to "Low" initializes all the functions. Initial status is as follows. • Address of each RAM
19	OSC0	I/O	C ₁ , R ₁	Pin for RC oscillation. Resistors and capacitors are connected externally and constants vary depending on the V_{DD} voltage used. The target oscillation frequency is 2MHz. (RC oscillator circuit) *Refer to the Application Circuit.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Supply Voltage (1)	V_{DD}	_	-0.3 to +6.5	V
Supply Voltage (2)	V_{FL}		V _{DD} – 45	V
Input Voltage	V_{IN}		-0.3 to V _{DD} +0.3	V
Power Dissipation	P_D	Ta ≥ 25°C	541	mW
Storage Temperature	T _{STG}	1	−55 to +150	°C
	I ₀₁	COM1-16	-40 to 0.0	mA
Output Current	I _{O2}	AD1-2	-20 to 0.0	mA
	I _{O3}	SEG1-16	-10 to 0.0	mA

RECOMMENDED OPERATING CONDITIONS-1

• When the unit power supply voltage is 5.0 V (typ.)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply Voltage (1)	V_{DD}	_	4.5	5.0	5.5	V
Supply Voltage (2)	V_{FL}	_	V _{DD} -42	_	V _{DD} -20	V
High Level Input Voltage	V _{IH}	All input pins except OSC0	$0.7 V_{DD}$	-	_	V
Low Level Input Voltage	V_{IL}	All input pins except OSC0	_		$0.3 V_{DD}$	V
CP frequency	f _C	_	_		2.0	MHz
Self-oscillation frequency	fosc	$R_1 = 8.2 \text{ k}\Omega \pm 5\%, C_1 = 82 \text{ pF} \pm 5\%$	1.4	2.0	2.6	MHz
Frame Frequency	f _{FR}	DIGIT = 1 to16, R ₁ = 8.2 k Ω ±5%, C ₁ = 82 pF±5%	170	244	318	Hz
Operating Temperature	T _{op}	_	-40	_	85	°C

RECOMMENDED OPERATING CONDITIONS-2

• When the unit power supply voltage is 3.3 V (typ.)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Supply Voltage (1)	V_{DD}	_	3.0	3.3	3.6	V
Supply Voltage (2)	V_{FL}	_	V _{DD} -42	-	V _{DD} -20	V
High Level Input Voltage	V _{IH}	All input pins except OSC0	0.8 V _{DD}	-	_	V
Low Level Input Voltage	V _{IL}	All input pins except OSC0	_	_	0.2 V _{DD}	V
CP frequency	f _C	_	_		2.0	MHz
Self-oscillation frequency	fosc	$R_1 = 6.8 \text{ k}\Omega \pm 5\%, C_1 = 82 \text{ pF} \pm 5\%$	1.4	2.0	2.6	MHz
Frame Frequency	f _{FR}	DIGIT = 1 to 16, R ₁ = 6.8 k Ω ±5%, C ₁ = 82 pF±5%	170	244	318	Hz
Operating Temperature	T _{op}	_	-40		85	°C

ELECTRICAL CHARACTERISTICS

DC Characteristics-1

(V_{DD} = 5.0 V±10%, V_{FL} = V_{DD} - 42 V, Ta = -40 to +85°C, unless otherwise specified)

Parameter	Symbol	Applied pin		Condition	Min.	Max.	Unit
High Level Input Voltage	V _{IH}	CS, CP, DA,		_	0.7 V _{DD}	_	٧
Low Level Input Voltage	V _{IL}	CS, CP, DA,		_	_	0.3 V _{DD}	٧
High Level Input Current	I _{IH}	CS, CP, DA,		$V_{IH} = V_{DD}$	-1.0	1.0	μΑ
Low Level Input Current	I _{IL}	CS, CP, DA,		$V_{IL} = 0.0 V$	-1.0	1.0	μΑ
High Level Output Voltage	V _{OH1}	COM1-16	COM1–16 $I_{OH1} = -30 \text{ r}$		V _{DD} – 1.5	_	٧
ŭ	V _{OH2}	AD1-2	I ₀	_{OH2} = -15 mA	V _{DD} – 1.5	_	V
	V _{OH3}	SEG1-16	I	$_{OH3} = -6 \text{ mA}$	V _{DD} – 1.5	_	V
Low Level Output Voltage	V _{OL1}	COM1-16 AD1-2 SEG1-16		_		V _{FL} + 1.0	V
	I _{DD1}		f _{OSC} =	Duty = 15/16 Digit =1-16 All output lights ON	_	4	mA
Supply Current	I _{DD2}	V_{DD}	2 MHz, no load	Duty = 0/16 Digit = 1–8 All output lights OFF	_	3	mA

DC Characteristics-2

(V_{DD} = 3.3 V±10%, V_{FL} = V_{DD} - 42 V, Ta = -40 to +85°C, unless otherwise specified)

(V DD -	0.0 1 = 10	70, VFL - VDD	,	ia = +0 to 100 0, t	arii 000 0 0 11 10	moo opooi	
Parameter	Symbol	Applied pin		Condition	Min.	Max.	Unit
High Level Input Voltage	V _{IH}	$\overline{\text{CS}}, \overline{\text{CP}},$ DA, $\overline{\text{RESET}}$		_	0.8 V _{DD}	l	V
Low Level Input Voltage	V _{IL}	$\overline{\text{CS}}, \overline{\text{CP}},$ DA, $\overline{\text{RESET}}$		_		0.2 V _{DD}	V
High Level Input Current	I _{IH}	$\overline{\text{CS}}, \overline{\text{CP}},$ DA, $\overline{\text{RESET}}$		$V_{IH} = V_{DD}$	-1.0	1.0	μΑ
Low Level Input Current	I _{IL}	CS, CP, DA, RESET		$V_{IL} = 0.0 V$	-1.0	1.0	μА
High Lavel Output	V_{OH1}	COM1-16	$I_{OH1} = -30 \text{ mA}$		$V_{DD} - 1.5$	_	V
High Level Output	V_{OH2}	AD1-2	lo	$_{DH2} = -15 \text{ mA}$	V _{DD} – 1.5		V
Voltage	V_{OH3}	SEG1-16	ı	$_{OH3} = -6 \text{ mA}$	$V_{DD} - 1.5$	_	V
Low Level Output Voltage	V _{OL1}	COM1-16 AD1-2 SEG1-16		_		V _{FL} + 1.0	V
	I _{DD1}		f _{OSC} =	Duty = 15/16 Digit =1-16 All output lights ON	_	3	mA
Supply Current	I _{DD2}	V_{DD}	2 MHz, no load	Duty = 0/16 Digit = 1–8 All output lights OFF	_	2	mA

AC Characteristics-1

(V_{DD} = 5.0 V±10%, V_{FL} = V_{DD} – 42 V, Ta = –40 to +85°C, unless otherwise specified)

	(100 0.0	1=1070; 1[L 1DD 1=1;				1
Parameter	Symbol	Condition	Min.	Max.	Unit	
CP Frequency	f _C				2.0	MHz
CP Pulse Width	t _{CW}			250		ns
DA Setup Time	t _{DS}			250		ns
DA Hold Time	t _{DH}	l		250		ns
CS Setup Time	t _{CSS}	l		250		ns
CS Hold Time	t _{CSH}	$R_1 = 8.2 \text{ k}\Omega \pm 5\%, C$	₁ = 82 pF±5%	16		μs
CS Wait Time	t _{CSW}	l		250		ns
Data Processing Time	t _{DOFF}	$R_1 = 8.2 \text{ k}\Omega \pm 5\%, C$	₁ = 82 pF±5%	8		μs
RESET Pulse Width	t _{WRES}	l		250		ns
RESET Time	t _{RSON}		250	_	ns	
DA Wait Time	t _{RSOFF}	_	250	_	ns	
All Driver Output Slew	t _R	C 400 pF		2.0	μs	
Rate	t_{F}	C _I = 100 pF	t _F = 80 to 20%		2.0	μs

AC Characteristics-2


(V_{DD} = 3.3 V±10%, V_{FL} = V_{DD} – 42 V, Ta = –40 to +85°C, unless otherwise specified)

Parameter	Symbol	Condition	on	Min.	Max.	Unit
CP Frequency	fc	_		_	2.0	MHz
CP Pulse Width	t _{CW}			250		ns
DA Setup Time	t _{DS}	I		250		ns
DA Hold Time	t _{DH}	I		250		ns
CS Setup Time	t _{CSS}	_		250	_	ns
CS Hold Time	t _{CSH}	$R_1 = 6.8 \text{ k}\Omega \pm 5\%, C$	₁ = 82 pF±5%	16		μs
CS Wait Time	t _{CSW}	I		250		ns
Data Processing Time	t _{DOFF}	$R_1 = 6.8 \text{ k}\Omega \pm 5\%, C$	₁ = 82 pF±5%	8		μs
RESET Pulse Width	t _{WRES}	l		250		ns
RESET Execution Time	t _{RSON}		250	_	ns	
DA Wait Time	t _{RSOFF}	_	250	_	ns	
All Driver Output Slew	t _R	C _I = 100 pF	_	2.0	μs	
Rate	t _F	G _I = 100 pr	$t_F = 80 \text{ to } 20\%$		2.0	μs


TIMING DIAGRAMS

1) Data Input Timing

Symbol	$V_{DD} = 3.3 \text{ V} \pm 10\%$	V _{DD} = 5.0 V ±10%
V _{IH}	0.8 V _{DD}	0.7 V _{DD}
V _{IL}	0.2 V _{DD}	0.3 V _{DD}




2) Data Input Timing



3) Output Timing



4) Digit Output Timing (16-Digit, 15/16-Duty)



FUNCTIONAL DESCRIPTION


Command List

•	Command	LSB			First	byte)		MSB	LSB		5	Secon	d byte	Э		MSB		
		B0	B1	B2	ВЗ	B4	B5	B6	B7	B0	B1	B2	В3	B4	B5	В6	B7		
1	DCRAM data write	X0	X1	X2	ХЗ	1	0	0	0	C0	C1	C2	C3	C4	C5	C6	C7		
•	CODAM Later 19	\/O	V.4	V0	V0					C0	C1	C2	C3	C4	C5	C6	C7	2nd byte	
2	CGRAM data write	X0	X1	X2	Х3	0	1	0	0	C8	C9	C10	C11	C12	C13	C14	C15	3rd byte	
3	ADRAM data write	Χ	Χ	Χ	Χ	1	1	0	0	CO	C1	*	*	*	*	*	*		
	ADRAM data write	0	1	2	3	ı		U	U	CU									
5	Display duty set	D0	D1	D2	D3	1	0	1	0										
6	Number of digits set	K0	K1	K2	K3	0	1	1	0	^ Yn	: Don't care								
7	All display lights ON/OFF	L	Ι	*	*	1	1	1	0	Cn Dn	 Address setting for each RAM Character code setting for each RAM Display duty setting 								
	Others (test mode)										Kn : Setting of the number of display digits								
H : All display lights ON setting L : All display lights OFF setting																			

When data is written to RAM (DCRAM, CGRAM, and ADRAM) continuously, addresses are internally incremented automatically. Therefore it is not necessary to specify the 1st byte to write RAM data for the 2nd and subsequent bytes.

Note: The test mode is used for inspection before shipment. It is not a user function.

Positional Relationship Between SEGn and ADn (one digit)



Data Transfer Method and Command Write Method

Display control command and data are written by an 8-bit serial transfer.

Write timing is shown in the figure below.


Setting the \overline{CS} pin to "Low" level enables a data transfer.

Data is 8 bits and is sequentially input into the DA pin from LSB (LSB first).

As shown in the figure below, data is read by the shift register at the rising edge of the shift clock, which is input into the \overline{CP} pin. If 8-bit data is input, internal load signals are automatically generated and data is written to each register and RAM.

Therefore it is not necessary to input load signals from the outside.

Setting the \overline{CS} pin to "High" disables data transfer. Data input from the point when the \overline{CS} pin changes from "High" to "Low" is recognized in 8-bit units.



^{*1} When data is written to RAM (DCRAM, CGRAM, ADRAM) continuously, addresses are internally incremented automatically. Therefore it is not necessary to specify the 1st byte to write RAM data for the 2nd and subsequent bytes.

Reset Function

Reset is executed when the \overline{RESET} pin is set to "L", (when turning power on, for example) and initializes all functions.

Initial status is as follows.

- Address of each RAM..... Address 00H
- Data of each RAM All contents are undefined.
- Number of display digits 16 digits
- Brightness adjustment...... 0/16
- All display lights ON or OFF..... OFF mode
- Segment output All segment outputs go "Low."
- AD output....... All AD outputs go "Low."

Be sure to execute the reset operation when turning power on and set again according to "Setting Flowchart" after reset.


Description of Commands and Functions

1. "DCRAM data write" command (Specifies the address of DCRAM and writes the character code of CGROM and CGRAM.)

DCRAM (Data Control RAM) has a 4-bit address to store character codes of CGROM and CGRAM. A character code specified by DCRAM is converted to an alphanumeric character pattern via CGROM or CGRAM.


The DCRAM can store 16 characters worth of character codes.

[Command format]



To specify the character code of CGROM and CGRAM to the next address continuously, specify only character code as follows.

Since the address of DCRAM is automatically incremented, address specification is unnecessary.



[Relationship between DCRAM addresses setup and COM positions]


HEX	X0	X1	X2	ХЗ	COM position	HEX	X0	X1	X2	ХЗ	COM position
0	0	0	0	0	COM1	8	0	0	0	1	COM9
1	1	0	0	0	COM2	9	1	0	0	1	COM10
2	0	1	0	0	COM3	Α	0	1	0	1	COM11
3	1	1	1	0	COM4	В	1	1	0	1	COM12
4	0	0	1	0	COM5	С	0	0	1	1	COM13
5	1	0	1	0	COM6	D	1	0	1	1	COM14
6	0	1	1	0	COM7	Е	0	1	1	1	COM15
7	1	1	1	0	COM8	F	1	1	1	1	COM16

2. "CGRAM data write" command


(Specifies the address of CGRAM and writes character pattern data.)

CGRAM (Character Generator RAM) has a 4-bit address to store alphanumeric character patterns. A character pattern stored in CGRAM can be displayed by specifying the character code (address) by DCRAM. The addresses of CGRAM are assigned to 00H to 0FH (All the other addresses are the CGROM addresses). The CGRAM can store 16 types of character patterns.

[Command format]



To specify character pattern data continuously to the next address, specify only character pattern data as follows. Since the address of CGRAM is automatically incremented, address specification is unnecessary. Data from the 2nd to 6th byte (character pattern) is regarded as one data item taken together, so 250 ns is sufficient for t_{DOFF} time between bytes.




X0 (LSB) to X3 (MSB): CGRAM address (4 bits: 16 characters worth)
C0 (LSB) to C15 (MSB): Character data of CGRAM (16 bits: 16 outputs per digit)

[Positional relationship between CGRAM addresses setup and CGROM addresses]

HEX	X0) X1 X2		Х3	CGROM	HEX	X0	X1	X2	Х3	CGROM
TILA	Λ0	\ \ 1	Λ2	٨٥	address	TILX	Λ0	ΛI	Λ2	٨٥	address
0	0	0	0	0	RAM00	8	0	0	0	1	RAM08
1	1	0	0	0	RAM01	9	1	0	0	1	RAM09
2	0	1	0	0	RAM02	Α	0	1	0	1	RAM0A
3	1	1	1	0	RAM03	В	1	1	0	1	RAM0B
4	0	0	1	0	RAM04	С	0	0	1	1	RAM0C
5	1	0	1	0	RAM05	D	1	0	1	1	RAM0D
6	0	1	1	0	RAM06	Е	0	1	1	1	RAM0E
7	1	1	1	0	RAM07	F	1	1	1	1	RAM0F

Refer to the ROM Code Tables attached later in this document.

Positional Relationship Between CGROM and CGRAM outputs



*On CGROM


A CGROM (Character Generator ROM) has an 8-bit address to generate alphanumeric type matrix character patterns.

It has a capacity of 240 x 16 bits and can store 240 types of character patterns.


3. "ADRAM data write" command (Specifies the address of ADRAM and writes symbol data)

ADRAM (Additional Data RAM) has a 2-bit address to store symbol data. Symbol data specified by ADRAM is directly output without CGROM and CGRAM. (The ADRAM can store two types of symbol patterns for each digit.) The terminal to which the contents of ADRAM are output can be used as a cursor.

[Command format]



To specify symbol data continuously to the next address, specify only symbol data as follows. Since the address of ADRAM is automatically incremented, address specification is unnecessary.



X0 (LSB) to X3 (MSB): ADRAM address (4 bits: 16 characters worth) C0 (LSB) to C1 (MSB): Symbol data (2 bits: 2 symbols per digit)

* : Don't care

[Relationship between ADRAM addresses setup and COM positions]

HEX	X0	X1	X2	ХЗ	COM positions	HEX	X0	X1	X2	ХЗ	COM positions
0	0	0	0	0	COM1	8	0	0	0	1	COM9
1	1	0	0	0	COM2	9	1	0	0	1	COM10
2	0	1	0	0	COM3	Α	0	1	0	1	COM11
3	1	1	1	0	COM4	В	1	1	0	1	COM12
4	0	0	1	0	COM5	С	0	0	1	1	COM13
5	1	0	1	0	COM6	D	1	0	1	1	COM14
6	0	1	1	0	COM7	Е	0	1	1	1	COM15
7	1	1	1	0	COM8	F	1	1	1	1	COM16

5. "Display duty set" command (Writes display duty value into the duty cycle register.)

For display duty, brightness can be adjusted in 16 stages using 4-bit data.

When power is turned on or when the \overline{RESET} signal is input, the duty cycle register value is "0". Always execute this command before turning the display on, then set a desired duty value.

[Command format]

LSB MSB B0 B1 B2 B3 B4 B5 B6 B7

1st byte D0 D1 D2 D3 1 0 1 0 : setup and duty value in display duty specification mode are specified.

D0 (LSB) to D3 (MSB): Display duty data (4 bits: 16 stages worth)

[Relation between setup data and controlled COM duty]

•	HEX	D0	D1	D2	D3	COM duty	HEX	D0	D1	D2	D3	COM duty
	0	0	0	0	0	0/16	0	0	0	0	1	8/16
	1	1	0	0	0	1/16	1	1	0	0	1	9/16
	2	0	1	0	0	2/16	2	0	1	0	1	10/16
	3	1	1	0	0	3/16	3	1	1	0	1	11/16
	4	0	0	1	0	4/16	4	0	0	1	1	12/16
	5	1	0	1	0	5/16	5	1	0	1	1	13/16
	6	0	1	1	0	6/16	6	0	1	1	1	14/16
	7	1	1	1	0	7/16	7	1	1	1	1	15/16

^{*} The state when power is turned on or when the RESET signal is input.

6. "Number of display digits set" command

(Writes the number of display digits into the number-of-display-digits register.)

For the number of display digits, 1 to 16 digits can be specified using 4-bit data.

When power is turned on or when a \overline{RESET} signal is input, the number-of-display-digits register value is "0". Always execute this command before turning the display on, then set a desired value.

[Command format]

	LSB	•						MSE	3
	B0	B1	B2	ВЗ	B4	B5	B6	B7	
1st byte	K0	K1	K2	КЗ	0	1	1	0	: Setup in display digits specification mode and digits value
						-			is specified.

K0 (LSB) to K3 (MSB): Data of the number of display digits (4 bits: 16 digits worth)

[Relation between data to be set and the number of digits of COM to be controlled]

HEX	D0	D1	D2	D3	No. of digits of COM	HEX	D0	D1	D2	D3	No. of digits of COM
0	0	0	0	0	COM1-16	0	0	0	0	1	COM1-18
1	1	0	0	0	COM1	1	1	0	0	1	COM1-9
2	0	1	0	0	COM1-2	2	0	1	0	1	COM1-10
3	1	1	0	0	COM1-3	3	1	1	0	1	COM1-11
4	0	0	1	0	COM1-4	4	0	0	1	1	COM1-12
5	1	0	1	0	COM1-5	5	1	0	1	1	COM1-13
6	0	1	1	0	COM1-6	6	0	1	1	1	COM1-14
7	1	1	1	0	COM1-7	7	1	1	1	1	COM1-15

^{*} The state when power is turned on or when the RESET signal is input.

7. "All display lights ON" and "All display lights OFF" commands (Turns the entire display ON and OFF, respectively.)

All display lights ON is used primarily for display testing.

All display lights OFF is primarily used for display blink and to prevent false display upon power-on.

[Command format]

	LSE	3					MSE	3	
	B0	B1	B2	В3	B4	B5	B6	B7	
1st byte	L	Н	*	*	1	1	1	0	

L: All display lights OFF

H: All display lights ON

*: Don't Care


: Select all display lights ON or OFF and specify their operation.

[Data to be setup and display state of SEG and AD]


•	Display state of SEG and AD	Н	L
	Normal display	0	0
*	Sets all outputs to Low	0	1
•	Sets all outputs to High	1	0
*	Sets all outputs to High	1	1

- * The state when power is turned on or when $\overline{\text{RESET}}$ signal is input
- * Priority is given to the All display lights ON command.

Setting Flowchart (Power applying included)




Power-off Flowchart




NOTE ON APPLYING POWER

To prevent the IC from malfunctioning, turn on the logic power supply first, and then turn on the driver power supply when applying power. Also, for power-off, turn off the driver power supply first, then turn off the logic power supply.



APPLICATION CIRCUIT




Notes:

- 1. The V_{DD} voltage depends on the power supply voltage of the microcontroller used. Adjust the value of the constants R_1 and C_1 to the power supply voltage used.
- 2. The V_{FL} voltage depends on the vacuum fluorescent display tube used. Adjust the value of the constants R_2 and ZD to the voltage used.

Reference data

Shown below is a chart showing the V_{FL} voltage vs. output current of each driver. Care must be taken that the entire power consumption will not exceed the power dissipation.




V_{FL} Voltage vs. Output Current of Each Driver

ML9209-01 ROM CODE


- *ROM CODE_A is the character set for SEGA1 to SEGA16. *00000000b(00h) to 00001111b(0Fh) are the CGRAM_A addresses

MSB LSB	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000	RAM															
0001	RAM															
0010	RAM	33	***													
0011	RAM	88	8													
0100	RAM			***												
0101	RAM	***************************************		X												
0110	RAM	88		88												
0111	RAM															
1000	RAM		X													
1001	RAM															
1010	RAM			*			88									
1011	RAM						3									
1100	RAM						***									
1101	RAM						X									
1110	RAM						X									
1111	RAM						X									



PACKAGE DIMENSIONS

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

REVISION HISTORY

I	Dogument		Pa	ge	
	Document No.	Date	Previous Edition	Current Edition	Description
	FEDL9209-01	Oct. 20, 2004 —			Final edition 1

NOTICE

- 1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
- 2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
- 3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
- 4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
- 5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
- 6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not, unless specifically authorized by Oki, authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans.
 - Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
- 7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
- 8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2004 Oki Electric Industry Co., Ltd.