
SP7512 and HS3120




Double–Buffered 12-Bit Multiplying DAC

- Monolithic Construction
- 12–Bit Resolution
- 0.01% Non-Linearity
- Four–Quadrant Multiplication
- Latch-up Protected
- Low Power 30mW
- Single +15V Power Supply



DESCRIPTION...

The **SP7512** and **HS3120** are precision 12-bit multiplying DACs, double–buffered for easy interfacing with microprocessor busses. Both unipolar and bipolar operation can be accommodated with a minimum of external components. The **SP7512** is available for use in commercial and industrial temperature ranges, packaged in a 28-pin SOIC. The **HS3120** is available in commercial and military temperature ranges, packaged in a 28-pin side–brazed DIP.







CAUTION: ESD (ElectroStatic Discharge) sensitive device, Permanent damage may occur on unconnected devices subject to high energy electrostatic fields. Unused devices must be stored in conductive foam or shunts. Personnel should be procepting younded prior to handling this device. The protective foam should be discharged to the destination socket before devices are removed.

SPECIFICATIONS

(Typical @ 25°C, nominal power supply, V_{RFF} = +10V, unipolar, unless otherwise noted)

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
DIGITAL INPUT					
Resolution 2–Quad, Unipolar Coding	12 Binai	y & Comp.	Binary	Bits	The input coding is comple- mentary binary if I _{no} is used.
4–Quad, Bipolar Coding	(Offset Bina	ry		
Logic Compatibility		CMOS, TT			Digital input voltage must not exceed supply voltage or go below -0.5V ; "0" <0.8V; 2.4V < "1" ≤V _{DD}
Input Current Data Set-up Time	250		±1	μA ns	All strobes are level triggered.
Data Sel-up Time	250			115	See Timing Diagram; GBD*
Strobe Width	250			ns	All strobes are level triggered. See Timing Diagram; GBD*
Data Hold Time	0			ns	All strobes are level triggered. See Timing Diagram; GBD*
REFERENCE INPUT					
Voltage Range	4		±25	V	
Input Impedance ANALOG OUTPUT	4		12	KOhms	
Scale Factor	62.5		187.5		
Scale Factor Accuracy	02.0	±0.4	107.5	μΑ/V _{REF} %	Using the internal feedback resistor and an external op
Output Leakage			10	nA	amp. At 25°C; the output leakage current will create an offset voltage at the external op amp output. It doubles every 10°C temperature increase.
Output Capacitance C _{OUT} 1, all inputs high		80		pF	
C_{OUT} 1, all inputs low		40		pr	
C_{out} 2, all inputs high		40		pF	
C_{OUT}^{OUT} 2, all inputs high C_{OUT} 2, all inputs low		80		pF	
STATIC PERFORMANCE					
Integral Linearity SP7512BN/KN, HS3120–2			±0.015	% FSR	
Differential Linearity SP7512BN/KN, HS3120–2			±0.024	%FSR	
Monotonicity SP7512BN/KN, HS3120–2	Guar	anteed to 1	12 bits		
STABILITY					(T _{MIN} to T _{MAX})
Scale Factor			2	ppm FSR/℃	Note 1
Integral Linearity			0.2	ppm FSR/°C	
Differential Linearity			0.2	ppm FSR/°C	
STABILITY Monotonicity Temp. Range SP7512KN, HS3120C	0		+70	°C	(T _{MIN} to T _{MAX})
SP7512BN HS3120B–_	-40 -55		+85 +125	°℃ ℃	



SPECIFICATIONS (continued)

(Typical @ 25°C, nominal power supply, $V_{pec} = +10V$, unipolar unless otherwise noted)

1	TYP.	MAX.	UNITS	CONDITIONS			
	1.0		μS				
	2.0		μS	to 0.01% (strobed)			
				(V _{REF} = 20Vpp)			
	<1		mV				
	2		mV				
			-	Delay times are twice the			
			-	amount shown at $T_A = +125^{\circ} C$			
	120		ns				
	+15 ±5%			specifications guaranteed			
+5		-					
		-					
		0.002	%/%				
ENVIRONMENTAL AND MECHANICAL							
		-					
-							
-							
		-					
		-					
C0-		+150	Ĵ				
	I 28-nin SOI(
	0 -40 0 -55 -55 -65 28-	2.0 -1 200 100 200 120 +5 +5 +15±5% CHANICAL 0 -40 0 -55 -55 -65 28-pin SOIC 28-pin Plastic	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $			

Notes:

1. Using the internal feedback resistor, output leakage current creates an offset, which doubles every 10°C rise in temperature.



PIN ASSIGNMENTS

- Pin 1 FB₄ Feedback Bipolar Operation
- Pin 2 LDTR Ladder Termination
- Pin 3 FB₃ Feedback Bipolar Operation
- Pin 4 V_{REF} Reference Voltage Input
- Pin 5 FB₁ Feedback, Unipolar/Bipolar
- Pin $6 I_{O1} Current$ out into virtual ground
- Pin 7 I_{02} Current out-complement of I_{01}
- $Pin\,8-V_{SS}-Ground, Analog \, and \, DAC \, Register$
- Pin 9 DB₁₁ MSB, Data Bit 1
- Pin $10 DB_{10} Data Bit 2$
- Pin 11 DB₉ Data Bit 3
- Pin $12 DB_8 Data Bit 4$
- Pin $13 DB_7 Data Bit 5$
- Pin $14 DB_6 Data Bit 6$
- Pin 15 DB₅ Data Bit 7
- Pin 16 DB₄ Data Bit 8
- Pin 17 DB₃ Data Bit 9
- Pin $18 DB_2 Data Bit 10$
- Pin 19 DB₁ Data Bit 11
- Pin $20 DB_0 LSB$, Data Bit 12

Pin 21 – LDAC – Transfers data from input to DAC register; a logic "0" latches data into registers; a logic "1" allows data to change (transfer to) register.

Pin 22 – \overline{CE} – $\overline{Chip Enable}$, active low

Pin 23 – LBE – Bit 12 to Bit 9 Enable

Pin 24 – MBE – Bit 8 to Bit 5 Enable

Pin 25 – HBE – Bit 4 to Bit 1 Enable

Pin 26 – V_{DD2} – Supply Analog and DAC Register

Pin 27 – V_{SS1} – Ground input latches

Pin 28 – V_{DD1} – Supply input latches

NOTE: Pins 8 and 27, and pins 26 and 28 must be connected externally.

FEATURES...

The **SP7512** and **HS3120** are precision 12-bit multiplying DACs with internal two-stage input storage registers for easy interfacing with microprocessor busses. The DACs are implemented as a one-chip CMOS circuit with a resistor ladder network designed for 0.01% linearity without laser trimming.

The input registers are sectioned into 3 segments of 4 bits each, all individually addressable. The DAC-register, following the input registers, is a parallel 12-bit register for holding the DAC data while the input registers are updated. Only the data held in the DAC register determines the analog output value of the converter.

The **SP7512** and **HS3120** have been designed for great flexibility in connecting to bus-oriented systems. The 12 data inputs are organized into 3 independent addressable 4-bit input registers such that the DACs can be connected to either a 4, 8 or 16-bit data bus. The control logic of the DACs includes chip enable and latch enable inputs for flexible memory mapping. All controls are level-triggered to allow static or dynamic operation.

A total of 5 output lines are provided on the DACs to allow unipolar and bipolar output connection with a minimum of external components. The feedback resistor is internal. The resistor ladder network termination is externally available, thus eliminating an external resistor for the 1 LSB offset in bipolar mode.

The **SP7512** is available for use in commercial and industrial temperature ranges, packaged in




Figure 1. Unipolar Operation






Figure 2. Bipolar Operation

a 28–pin SOIC. The **HS3120** is available in commercial and military temperature ranges, packaged in a 28–pin side–brazed DIP. For product processed and screened to the requirements of MIL–M–38510 and MIL–STD–883C, please consult the factory (**HS3120B** only).

APPLICATIONS INFORMATION Unipolar Operation

Figure 1 shows the interconnections for unipolar operation. Connect I_{O1} and FB_1 as shown in diagram. Tie I_{O2} (Pin 7), FB_3 (Pin 3), and FB_4 (Pin 1) to Ground (Pin 8). To maintain specified linearity, external amplifiers must be zeroed. This is best done with V_{REF} set to zero and, with the DAC register loaded with all bits at zero, adjust R_{OS} for $V_{OUT} = 0V$

TRANSFER FUNCTION (N=12) BINARY INPUT UNIPOLAR OUTPUT BIPOLAR OUTPUT 111...111 $-V_{REF}(1-2N)$ $-V_{RFF} (1 - 2 - (N - 1))$ -V_{RFF} (1/2 + 2-N) 100...001 -V_{RFF} (2 -(N - 1)) $-V_{RFF}/2$ 100...000 0 $-V_{REF} (1/2 - 2^{-N})$ V_{REF} (2 -(N - 1)) 011...111 000...000 0 VREF

Table 1. Transfer Function

Bipolar Operation


Figure 2 shows the interconnections for bipolar operation. Connect I_{O1} , I_{O2} , FB₁, FB₃, FB₄ as shown in diagram. Tie LDTR to I_{O2} . To maintain specified linearity, external amplifiers must be zeroed. This is best done with V_{REF} set to zero and, the DAC register loaded with 10...0 (MSB = 1), set R_{OS2} for $V_{OUT1} = 0V$. Then set R_{OS1} for $V_{OUT} = 0V$.

Grounding

Connect all GND pins to system analog ground and tie this to digital ground. All unused input pins must be grounded.



TIMING



ORDERING INFORMATION								
Model Temperature Range Packag								
Double-Buffered 12-Bit Multiplying	DAC							
SP7512BN	12–Bit	40°C to +85°C						
SP7512KN	12–Bit	0°C to +70°C						
HS3120C-2N	12–Bit	0°C to +70°C						
HS3120C-2Q	12–Bit	0°C to +70°C	28-pin, 0.6" Side-Brazed DIP					
HS3120B-2Q	12–Bit	–55°C to +125°C	28-pin, 0.6" Side-Brazed DIP					
HS3120B-2/883	12–Bit	55°C to +125°C	28-pin, 0.6" Side-Brazed DIP					

