




For information only

TS4405P - Single P-Channel 1.8V Specified MicroSURF™

General Description

Taiwan Semiconductor's new low cost, state of the art MicroSURF™ lateral MOSFET process technology in chipscale bondwireless packaging minimizes PCB space and $R_{DS(ON)}$ plus provides an ultra-low $Q_g \times R_{DS(ON)}$ figure of merit.




Features

- -4.9A, -12V $R_{DS(ON)} = 50m\Omega$ at -4.5 Volts
- -4.4A, -12V $R_{DS(ON)} = 70m\Omega$ at -2.5 Volts
- -4.0A, -12V $R_{DS(ON)} = 90m\Omega$ at -1.8 Volts
- Low profile package: less than 0.8mm height when mounted on PCB.
- Occupies only 1.21 mm² of PCB area.
Less than 30% of the area of a SC-70.
- Excellent thermal characteristics.
- Lead free solder bumps available.

MicroSURF™ for Load Switching and PA Switch

Patent Pending



Bump Side View

Absolute Maximum Ratings

$T_A=25^\circ C$ unless otherwise noted

Symbol	Parameter	Ratings	Units
V _{DSS}	Drain-Source Voltage	-12	V
V _{GSS}	Gate-Source Voltage	+8	V
I _D	Drain Current	- Continuous	-4.9
		- Pulsed	-10
P _D	Power Dissipation (Steady State)	1.5	W
T _J , T _{STG}	Operating and Storage Junction Temperature Range	-55 to +150	°C

Thermal Characteristics

R _{θJA}	Thermal Resistance, Junction-to-Ambient	85	°C/W
R _{θJR}	Thermal Resistance, Junction-to-Ball	20	
R _{θJC}	Thermal Resistance, Junction-to-Case	1.8	



Electrical Characteristics


TA=25°C unless otherwise specified

TS4405P



Symbol	Parameter	Test Condition	Min	Typ	Max	Units
V _{(BD)SS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250μA			-11	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-12V, V _{GS} =0V			-1	μA
	Zero Gate Voltage Drain Current	V _{DS} =-12V, V _{GS} =0V, T=70°C			-5	μA
I _{GSS}	Gate-Body Leakage	V _{GS} =±8V, V _{DS} =0V			±100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250μA		-0,58		V
r _{DS(on)}	Drain-Source On-State Resistance	V _{GS} =-4.5V, I _D =-1A			50	mΩ
	Drain-Source On-State Resistance	V _{GS} =-2.5V, I _D =-1A			70	mΩ
	Drain-Source On-State Resistance	V _{GS} =-1.8V, I _D =-1A			90	mΩ
C _{iss}	Input Capacitance	V _{DS} =-12V, V _G =0V, F=1MHZ		300		pF
C _{oss}	Output Capacitance	V _{DS} =-12V, V _G =0V, F=1MHZ		200		pF
C _{rss}	Reverse Transfer Capacitance	V _{DS} =-12V, V _G =0V, F=1MHZ		80		pF
Q _g	Total Gate Charge	V _{GS} =-4.5V, I _D =-4A, V _{DS} =-8V		10		nC
Q _{gs}	Gate Source-Charge	V _{GS} =-4.5V, I _D =-4A, V _{DS} =-8V		2		nC
Q _{gd}	Gate Drain-Charge	V _{GS} =-4.5V, I _D =-4A, V _{DS} =-8V		1		nC
V _{SD}	Diode Forward Voltage	I _S =-4A, V _{GS} =0V		0.7		V



Dimensional Outline and Pad Layout




LAND PATTERN RECOMMENDATION



MARK ON BACKSIDE OF DIE

XXX = Date/Lot Traceability Code



Bumps are Eutectic solder 63/37 Sn/Pb