# Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp. Customer Support Dept. April 1, 2003



MITSUBISHI MICROCOMPUTERS

M306V5ME-XXXSP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### **1. DESCRIPTION**

The M306V5ME-XXXSP and M306V5EESP are single-chip microcomputers using the high-performance silicon gate CMOS process using a M16C/60 Series CPU core and are packaged in a 64-pin plastic molded SDIP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency. With 1M bytes of address space, they are capable of executing instructions at high speed. They also feature a built-in OSD display function and data slicer, making them ideal for controlling TV with a closed caption decoder.

The features of the M306V5EESP are similar to those of the M306V5ME-XXXSP except that this chip has a built-in PROM which can be written electrically.

### 1.1 Features

Memory size	<rom>192K bytes</rom>
	<ram> 5K bytes</ram>
	<osd rom=""> 61K bytes</osd>
	<osd ram=""> 2.2K bytes</osd>
• Shortest instruction execution time	100 ns (f(XIN)=10 MHz)
Power sourse voltage	4.5 V to 5.5V
Power consumption	250 mW
Interrupts	21 internal and 3 external interrupt sources, 4 software
	interrupt sources; 7 levels
Multifunction 16-bit timer	2 output timers + 1 input timer + 5 timers
• Serial I/O	4 units
	UART/clock synchronous: 2
	Multi-master I <sup>2</sup> C-BUS interface 0 (2 systems): 1
	Multi-master I <sup>2</sup> C-BUS interface 1 (1 systems): 1
• DMAC	2 channels (trigger: 23 sources)
• A-D converter	8 bits X 6 channels
D-A converter	8 bits X 2 channels
Data slicer	1 circuit
HSYNC counter	1 circuit (2 systems)
OSD function	1 circuit
Watchdog timer	1 circuit
Programmable I/O	46 lines
Clock generating circuit	2 built-in clock generation circuits

### **1.2 Applications**

TV with a closed caption decoder



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

# -----Table of Contents-----

1.	DESCRIPTION1	ĺ
	1.1 Features1	ı
	1.2 Applications1	
	1.3 Pin Configuration	3
	1.4 Block Diagram	ł
	1.5 Performance Outline	;
2.	OPERATION OF FUNCTIONAL BLOKS 10	)
	2.1 Memory 10	)
	2.2 Central Processing Unit (CPU)16	5
	2.3 Reset 19	)
	2.4 Single-chip Mode23	3
	2.5 Clock Generating Circuit 27	,
	2.6 Protection	5
	2.7 Interrupts	5
	2.8 Watchdog Timer 56	5
	2.9 DMAC	3
	2.10 Timer	3
	2.11 Serial I/O 88	3
	2.12 A-D Converter 138	3
	2.13 D-A Converter 153	3
	2.14 Data Slicer 155	5
	2.15 HSYNC Counter 165	5
	2.16 OSD Functions	5
	2.16.1 Triple Layer OSD 172	2
	2.16.2 Display Position174	ł
	2.16.3 Dot Size 178	3
	2.16.4 Clock for OSD 179	)
	2.16.5 Field Determination Display 180	)
	2.16.6 Memory for OSD 182	2
	2.16.7 Character Color 195	
	2.16.8 Character Background Color 195	5
	2.16.9 OUT1, OUT2 Signals	)
	2.16.10 Attribute 201	l
	2.16.11 Automatic Solid Space Function 206	5
	2.16.12 Particular OSD Mode Block 207	,
	2.16.13 Multiline Display 209	)
	2.16.14 SPRITE OSD Function	)
	2.16.15 Window Function	3
	2.16.16 Blank Function	ł
	2.16.17 Raster Coloring Function 217	,

-	
	2.16.18 Scan Mode 219
	2.16.19 R, G, B Signal Output Control 219
	2.16.20 OSD Reserved Register
	2.17 Programmable I/O Ports 221
3.	USAGE PRECAUTION 239
	3.1 Timer A (timer mode)
	3.2 Timer A (event counter mode)
	3.3 Timer A (one-shot timer mode)
	3.4 Timer A (pulse width modulation mode)239
	3.5 Timer B (timer mode, event counter mode)240
	3.6 Timer B (pulse period, pulse width
	measurement mode) 240
	3.7 A-D Converter
	3.8 Stop Mode and Wait Mode240
	3.9 Interrupts
	3.10 Built-in PROM Version
4.	ITEMS TO BE SUBMITTED WHEN ORDERING
	MASKED ROM VERSION
5.	ELECTRICAL CHARACTERISTICS
	5.1. Absolute Maximum Ratings
	5.2 Recommended Operating Conditions 245
	5.3 Electrical Characteristics
	5.4 A-D Conversion Characteristics
	5.5 D-A Conversion Characteristics
	5.6 Analog R, G, B Output Characteristics 247
	5.7 Timing Requirements
	5.8 Timing Diagram 250
6.	MASK CONFIRMATION FORM 251
7.	MARK SPECIFICATION FORM 255
8.	ONE TIME PROM VERSION M306V5EESP
	MARKING
9.	PACKAGE OUTLINE 257



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### **1.3 Pin Configuration**

Figure 1.3.1 shows the pin configuration (top view).




Figure 1.3.1 Pin configuration (top view)



3

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 1.4 Block Diagram

Figure 1.4.1 is a block diagram.




Figure 1.4.1 Block diagram



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### **1.5 Performance Outline**

Table 1.5.1 is a performance outline.

#### Table 1.5.1 Performance outline

	Item	Performance	
Number of basic instructions		91 instructions	
Shortest instruc	ction execution time	100 ns(f(XIN)=10 MHz)	
Memory	ROM	192K bytes	
size	RAM	5K bytes	
	OSD ROM	61K bytes	
	OSD RAM	2.2K bytes	
I/O port	P0, P2 to P10	8 bits X 3, 5 bits X 1, 4 bits X 2, 3 bits X 2, 2 bits X 1,	
		1 bit X 1	
Multifunction	TA0, TA1, TA2, TA3, TA4	16 bits X 5	
timer	TB0, TB1, TB2	16 bits X 3	
Serial I/O	UART0	1 unit: UART or clock synchronous	
	UART2	1 unit: UART or clock synchronous	
	Multi-master I <sup>2</sup> C-BUS interface 0	1 unit (2 channels)	
Multi-master I <sup>2</sup> C-BUS interface 1		1 unit (1 channels)	
A-D converter		8 bits X 6 channels	
D-A converter		8 bits X 2 channels	
DMAC		2 channels (trigger: 23 sources)	
OSD function		Triple layer, 890 kinds of fonts, 42 character X 16 lines	
Data slicer		32-bit buffer	
HSYNC counter		8 bits X 2 channels	
Watchdog time	r	15 bits X 1 (with prescaler)	
Interrupt		21 internal and 3 external sources, 4 software sources, 7 levels	
Clock generating circuit		2 built-in clock generation circuits	
Power source voltage		4.5 V to 5.5V (f(XIN) = 10 MHz)	
Power consumption		250 mW	
I/O	I/O withstand voltage	5 V	
characteristics Output current		5 mA	
Operating ambient temperature		-10 ° C to 70 ° C	
Device configuration		CMOS high performance silicon gate	
Package		64-pin plastic molded SDIP	




SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Currently supported products are listed below.

Table 1.5.2 List of supported products

Type No	ROM capacity	RAM capacity	Package type	Remarks
M306V5ME-XXXSP	192K bytes	5K bytes	64P4B	Mask ROM version
M306V5EESP	192K bytes	5K bytes	64P4B	One Time PROM version
M306V5EESS	192K bytes	5K bytes	64S1B	EPROM version

**Note:** Since EPROM version is for development support tool (for evaluation), do not use for mass production.







SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 1.5.1 As For M16C/6V (64-Pin Version) Group

M16C/6V (64-pin version) group is packaged in a 64-pin plastic molded SDIP. Note that the number of pins is reduced when it is compared with a 100-pin package product.

- (1) M16C/6V (64-pin version) group supports only the shingle-chip mode. It does not support the memory expansion and the microprocessor modes.
- (2) Be sure to initialize in the sequence below immediately after reset release.
  - Set OSD reserved register i (i = 1 to 4) to the specified values.
  - <sup>(2)</sup> Set each reserved bit of the port Pi direction register, the port Pi register, and pull-up control register i to the specified values.
  - ③ Set port reserved register i (i = 1 to 3) to the specified values.
  - ④ Set other reserved registers and each reserved bit of other registers to the specified values.



#### SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Pin name	Signal name	I/O type	Function	
Vcc, Vss	Power supply input		Supply 4.5 V to 5.5 V to the Vcc pin. Supply 0 V to the Vss pin.	
CNVss	CNVss	Input	Connect this pin to the Vss pin.	
RESET	Reset input	Input	A "L" on this input resets the microcomputer.	
Xin	Clock input	Input	These pins are provided for the main clock generating circuit.Connect	
Хоит	Clock output	Output	a ceramic resonator or crystal between the XIN and the XOUT pins. To use an externally derived clock, input it to the XIN pin and leave the XOUT pin open.	
AVcc	Analog power supply input		This pin is a power supply input for the A-D converter. Connect this pin to Vcc.	
P00 to P07	I/O port P0	Input/output	This is an 8-bit CMOS I/O port. It has an input/output port direction register that allows the user to set each pin for input or output individually. When set for input, the user can specify in units of four bits via software whether or not they are tied to a pull-up resistor.	
P20 to P27	I/O port P2	Input/output	This is an 8-bit I/O port equivalent to P0.	
P30 to P37	I/O port P3	Input/output	This is an 8-bit I/O port equivalent to P0. Pins in this port function as external interrupt pin, HSYNC counter I/O pins, and A-D converter input pins as selected by software.	
P40 to P43	I/O port P4	Input/output	This is an 8-bit I/O port equivalent to P0. Pins in this port function as A-D converter input pins as selected by software.	
P50, P52, P53, P55	I/O port P5	Input/output	This is a 4-bit I/O port equivalent to P0. P57 in this port functions as UART0 I/O pin as selected by software.	
P62, P63, P67	I/O port P6	Input/output	This is a 3-bit I/O port equivalent to P0. Pins in this port also function as UART0 and multi-master I <sup>2</sup> C-BUS interface 0 I/O pins as selected by software.	
P70 to P72, P74, P76	I/O port P7	Input/output	This is a 5-bit I/O port equivalent to P0 (P70 and P71 are N-channel open-drain output). Pins in this port also function as timers A2 and A3, UART2, multi-master I <sup>2</sup> C-BUS interface 0 I/O pins as selected by software.	
P82	I/O port P8	Input/output	P82 is I/O port with the same functions as P0. P82 can be made to function as the I/O pin for the input pins for external interrupts as selected by software.	
P90, P93, P94	I/O port P9	Input/output	This is an 3-bit I/O port equivalent to P0. Pins in this port also function as Timer B0 input pin, D-A converter output pins, and multi-master I <sup>2</sup> C-BUS interface 1 I/O pins as selected by software.	

#### Table 1.5.3 Pin description (1)



Table 1.5.4	Pin	description	(continued) (2)
-------------	-----	-------------	-----------------

Pin name	Signal name	I/O type	Function
P100, P101	I/O port P10	Input/output	This is a 2-bit I/O port equivalent to P0. Pins in this port also function as a input pins for OSD function as selected bysoftware.
R, G, B	OSD output	Output	These are OSD output pins (analog output).
OUT1, OUT2	OSD output	Output	These are OSD output pins (digital output).
OSC1	Clock input for OSD	Input	This is an OSD clock input pin.
OSC2	Clock output for OSD	Output	This is an OSD clock output pin.
CVIN	I/O for data	Input	Input composite video signal through a capacitor.
VHOLD	slicer	Input	Connect a capacitor between VHOLD and Vss.
HLF		Input/output	Connect a filter using of a capacitor and a resistor between HLF and Vss.
TVSETB	Test input	Input	This is a test input pin. Fix it to "L."



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2. OPERATION OF FUNCTIONAL BLOKS

This microcomputer accommodates certain units in a single chip. These units include ROM and RAM to store instructions and data and the central processing unit (CPU) to execute arithmetic/logic operations. Also included are peripheral units such as timers, serial I/O, D-A converter, DMAC, OSD circuit, data slicer, A-D converter, and I/O ports.

The following explains each unit.

#### 2.1 Memory

Figure 2.1.1 is a memory map. The address space extends the 1M bytes from address 0000016 to FFFFF16. From FFFFF16 down is ROM. There is 192K bytes of internal ROM from D000016 to FFFFF16. The vector table for fixed interrupts such as the reset mapped to FFFDC16 to FFFFF16. The starting address of the interrupt routine is stored here. The address of the vector table for timer interrupts, etc., can be set as desired using the internal register (INTB). See the section on interrupts for details.

5K bytes of internal RAM is mapped to the space from 02C0016 to 03FFF16. In addition to storing data, the RAM also stores the stack used when calling subroutines and when interrupts are generated.

The SFR area is mapped to 0000016 to 003FF16. This area accommodates the control registers for peripheral devices such as I/O ports, A-D converter, serial I/O, and timers, etc. Figures 2.1.2 to 2.1.5 are location of peripheral unit control registers. Any part of the SFR area that is not occupied is reserved and cannot be used for other purposes.

The special page vector table is mapped to FFE0016 to FFFDB16. If the starting addresses of subroutines or the destination addresses of jumps are stored here, subroutine call instructions and jump instructions can be used as 2-byte instructions, reducing the number of program steps.






Figure 2.1.1 Memory map



		004046	
000016		004016 004116	
000116		004116	
000216			
000316		004316	
000416	Processor mode register 0 (PM0)	004416	OSD1 interrupt control register (OSD1IC)
000516	Processor mode register 1 (PM1)	004516	Interrupt control reserved register 0 (RE0IC)
000616	System clock control register 0 (CM0)	004616	Interrupt control reserved register 1 (RE1IC)
000716	System clock control register 1 (CM1)	004716	Interrupt control reserved register 2 (RE2IC)
000816		004816	OSD2 interrupt control register (OSD2IC)
000916	Address match interrupt enable register (AIER)	004916	Multi-master I <sup>2</sup> C-BUS interface 1 interrupt control register (IIC1IC)
000A16	Protect register (PRCR)	004A16	Bus collision detection interrupt control register (BCNIC)
000B16		004B16	DMA0 interrupt control register (DM0IC)
000C16		004C16	DMA1 interrupt control register (DM1IC)
000D16		004D16	Multi-master I <sup>2</sup> C-BUS interface 0 interrupt control register (IIC0IC)
000E16	Watchdog timer start register (WDTS)	004E16	A-D conversion interrupt control register (ADIC)
000F16	Watchdog timer control register (WDC)	004F16	UART2 transmit interrupt control register (S2TIC)
001016		005016	UART2 receive interrupt control register (S2RIC)
001116	Address match interrupt register 0 (RMAD0)	005116	UART0 transmit interrupt control register (S0TIC)
001216		005216	UART0 receive interrupt control register (S0RIC)
001316		005316	Data slicer interrupt control register (DSIC)
001416		005416	VSYNC interrupt control register (VSYNCIC)
001516	Address match interrupt register 1 (RMAD1)	005516	Timer A0 interrupt control register (TA0IC)
001616		005616	Timer A1 interrupt control register (TA1IC)
001716		005716	Timer A2 interrupt control register (TA2IC)
001816		005816	Timer A3 interrupt control register (TA3IC)
001916		005916	Timer A4 interrupt control register (TA4IC)
001A16		005A16	Timer B0 interrupt control register (TB0IC)
001B16		005B16	Timer B1 interrupt control register (TB1IC)
001C16		005C16	Timer B2 interrupt control register (TB2IC)
001D16		005D16	INT0 interrupt control register (INT0IC)
001E16		005E16	INT1 interrupt control register (INT1IC)
001F16		005F16	Interrupt control reserved register 3 (RE3IC)
002016		006016	
002116	DMA0 source pointer (SAR0)		
002216			
002316			
002416			
002516	DMA0 destination pointer (DAR0)		
002616			
002716			
002816			
002916	DMA0 transfer counter (TCR0)		
002A16			
002B16			
002D16	DMA0 control register (DM0CON)		
002D16			
002E16		2	$\approx$
002E16			
002116			
003016	DMA1 source pointer (SAR1)		
003216			
003216			
003316			
003416	DMA1 destination pointer (DAR1)		
003516			
003716			
003816	DMA1 transfer counter (TCR1)		
003916	· · · · · · · · · · · · · · · · · · ·		
003A16			
003B16			
003C16	DMA1 control register (DM1CON)		
003D16			
003E16			
003F16		01FF16	
	۱ <u>ــــــــــــــــــــــــــــــــــــ</u>		

Figure 2.1.2 Location of peripheral unit control registers (1)



020016	
020116	SPRITE OSD control register (SC)
020216	OSD control register 1 (OC1)
020316	OSD control register 2 (OC2)
020416	Horizontal position register (HP)
020516	Clock control register (CS)
020616	I/O polarity control register (PC)
020716	OSD control register 3 (OC3)
020816	Pastar color register (PSC)
020916	Raster color register (RSC)
020A16	
020B16	
020C16	Top border control register (TDD)
020D16	Top border control register (TBR)
020E16	
020F16	Bottom border control register (BBR)
021016	Block control register 1 (BC1)
021116	Block control register 2 (BC2)
021216	Block control register 3 (BC3)
021316	Block control register 4 (BC4)
021416	Block control register 5 (BC5)
021516	Block control register 6 (BC6)
021616	Block control register 7 (BC7)
021716	Block control register 8 (BC8)
021816	Block control register 9 (BC9)
021916	Block control register 10 (BC10)
021A16	
021B16	Block control register 11(BC11)
021C16	Block control register 12 (BC12)
021D16	Block control register 13 (BC13)
021E16	Block control register 14 (BC14)
021F16	Block control register 15 (BC15)
022016	Block control register 16 (BC16)
022016	Vertical position register 1 (VP1)
022216	Vertical position register 2 (VP2)
022316	
022416	Vertical position register 3 (VP3)
022516	ventical position register 5 (vr 5)
022616	Vertical position register 4 (VP4)
022716	
022816	Vertical position register 5 (VP5)
022916	vernoai position register 5 (VFS)
022A16	Vertical position register 6 (V/DC)
022B16	Vertical position register 6 (VP6)
022C16	Vertical position register 7 (VP7)
022D16	
022E16	Vertical position register 8 (VP8)
022F16	
023016	Vertical position register 9 (VP9)
023116	
023216	Vertical position register 10 (VP10)
023316	
023416	Vertical position register 11 (VP11)
023516	
023616	Vertical position register 12 (VP12)
023716	
023816	Vertical position register 13 (VP13)
023916	
023A16	Vertical position register 14 (VP14)
023B16	Vertical position register 14 (VP14)
023C16	Vertical position register 15 (VD15)
	Vertical position register 15 (VP15)
023D16	
023D16 023E16	Vertical position register 16 (VP16)

024016	Color polotto register 4 (CD4)	
024116	Color palette register 1 (CR1)	
024216	Color palette register 2 (CR2)	
024316		_
024416	Color palette register 3 (CR3)	
024516 024616	- · · · · · · · · · · · · · · · · · · ·	-
024716	Color palette register 4 (CR4)	
024816	Color polotto register E (CBE)	
024916	Color palette register 5 (CR5)	
024A16	Color palette register 6 (CR6)	
024B16		
024C16	Color palette register 7 (CR7)	
024D16 024E16		_
024F16	Color palette register 9 (CR9)	
025016	Color palette register 10 (CR10)	
025116		
025216	Color palette register 11 (CR11)	
025316		-
025416 025516	Color palette register 12 (CR12)	
025516		-
025716	Color palette register 13 (CR13)	
025816	Color polotto register 14 (CD14)	$\neg$
025916	Color palette register 14 (CR14)	
025A16	Color palette register 15 (CR15)	
025B16		_
025C16 025D16	OSD reserved register 1 (OR1)	_
025E16	OSD Teserved Tegister T (OKT)	_
025F16	OSD control register 4 (OC4)	-
026016	Data slicer control register 1 (DSC1)	_
026116	Data slicer control register 2 (DSC2)	
026216	Caption data register 1 (CD1)	
026316		
026416 026516	Caption data register 2 (CD2)	
026616	Caption position register (CPS)	-
026716	Data slicer reserved register 2 (DR2)	-
026816	Data slicer reserved register 1 (DR1)	-
026916	Clock run-in detect register (CRD)	
026A16	Data clock position register (DPS)	
026B16		
€ 026F16	≈	
0201 18		$\neg$
027116	Left border control register (LBR)	
027216	Right border control register (RBR)	
027316		
027416	SPRITE vertical position register 1 (VS1)	
027516	,	
027616 027716	SPRITE vertical position register 2 (VS2)	
027716		_
027916	SPRITE horizontal position register (HS)	
027A16	OSD reserved register 4 (OR4)	
027B16	OSD reserved register 3 (OR3)	
027C16	OSD reserved register 2 (OR2)	
027D16	Peripheral mode register (PM)	
027E16	HSYNC counter register (HC)	
027F16	HSYNC counter latch	
028016	$\approx$	$\sim$

Figure 2.1.3 Location of peripheral unit control registers (2)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

02E016	I <sup>2</sup> C0 data shift register (IIC0S0)
02E116	I <sup>2</sup> C0 address register (IIC0S0D)
02E216	I <sup>2</sup> C0 status register (IIC0S1)
02E316	I <sup>2</sup> C0 control register (IIC0S1D)
02E416	I <sup>2</sup> C0 clock control register (IIC0S2)
02E516	I <sup>2</sup> C0 port selection register (IIC0S2D)
02E616	I <sup>2</sup> C0 transmit buffer register (IIC0S0S)
02E716	
02E816	I <sup>2</sup> C1 data shift register (IIC1S0)
02E916	I <sup>2</sup> C1 address register (IIC1S0D)
02EA16	I <sup>2</sup> C1 status register (IIC1S1)
02EB16	I <sup>2</sup> C1 control register (IIC1S1D)
02EC16	I <sup>2</sup> C1 clock control register (IIC1S2)
02ED16	I <sup>2</sup> C1 port selection register (IIC1S2D)
02EE16	I <sup>2</sup> C1 transmit buffer register (IIC1S0S)
02EF16	<b>v</b> , , ,
<u> </u>	$\approx$ $\sim$ $-$
033916	
034016	Reserved register 1 (INVC1)
034116	
034216	
034316	
034416	
034516	
034616	
034716	
034816	Reserved register 0 (INVC0)
034916	
2	× ~
035E16	-
035F16	Interrupt request cause select register (IFSR)
036016	
036116	
036216	Reserved register 3 (INVC3)
036316	,
036416	
036516	
036616	Reserved register 4 (INVC4)
036716	
036816	
036916	
036A16	
036B16	
036C16	
036D16	
036E16	
036F16	
037016	
037116	
037216	
037316	
037416	
037516	
037616	Reserved register 5 (INVC5)
037716	UART2 special mode register (U2SMR)
037816	UART2 transmit/receive mode register (U2MR)
037916	UART2 bit rate generator (U2BRG)
037916 037A16	
037A16 037B16	UART2 transmit buffer register (U2TB)
037B16 037C16	UART2 transmit/receive control register 0 (U2C0)
037C16 037D16	
	UART2 transmit/receive control register 1 (U2C1)
037E16 037F16	UART2 receive buffer register (U2RB)
US/F16	

038016	Count start flag (TABSR)
038116	Reserved register 6 (INVC6)
038216	One-shot start flag (ONSF)
038316	Trigger select register (TRGSR)
038416	Up-down flag (UDF)
038516	
038616	
038716	Timer A0 register (TA0)
038816	
038916	Timer A1 register (TA1)
038A16	
038B16	Timer A2 register (TA2)
038C16	<b>T</b> : <b>AO</b> : ( ( <b>TAO</b> )
038D16	Timer A3 register (TA3)
038E16	
038F16	Timer A4 register (TA4)
039016	Timer B0 register (TP0)
039116	Timer B0 register (TB0)
039216	Timer B1 register (TB1)
039316	
039416	Timer B2 register (TB2)
039516	
039616	Timer A0 mode register (TA0MR)
039716	Timer A1 mode register (TA1MR)
039816	Timer A2 mode register (TA2MR)
039916	Timer A3 mode register (TA3MR)
039A16	Timer A4 mode register (TA4MR)
039B16	Timer B0 mode register (TB0MR)
039C16	Timer B1 mode register (TB1MR) Timer B2 mode register (TB2MR)
039D16 039E16	
039E16	
03A016	UART0 transmit/receive mode register (U0MR)
03A016	UARTO bit rate generator (U0BRG)
03A216	
03A316	UART0 transmit buffer register (U0TB)
03A416	UART0 transmit/receive control register 0 (U0C0)
03A516	UART0 transmit/receive control register 1 (U0C1)
03A616	
03A716	UART0 receive buffer register (U0RB)
03A816	Reserved register 2 (INVC2)
03A916	
03AA16	
03AB16	
03AC16	
03AD16	
03AE16	
03AF16	
03B016	UART transmit/receive control register 2 (UCON)
03B116	
03B216	
03B316	
03B416	
03B516	
03B616	
03B716 03B816	DMA0 request cause select register (DM0SL)
03B816 03B916	
03B916 03BA16	DMA1 request cause select register (DM1SL)
03BA16	
03BD16 03BC16	
03BD16	
03BE16	
03BF16	

Figure 2.1.4 Location of peripheral unit control registers (3)



03C016	
03C116 03C216	
03C216	
3C416	A-D register 0 (AD0)
)3C516	
03C616	A-D register 1 (AD1)
03C716	• • •
03C816	A-D register 2 (AD2)
03C916	
3CA16	A-D register 3 (AD3)
03CB16	A D register $A (A D A)$
3CC16 3CD16	A-D register 4 (AD4)
3CE16	A-D register 5 (AD5)
3CF16	
3D016	
3D116	
03D216	
03D316	
03D416	A-D control register 2 (ADCON2)
03D516	A D control register 0 (ADCONO)
)3D616 )3D716	A-D control register 0 (ADCON0) A-D control register 1 (ADCON1)
)3D716	D-A register 0 (DA0)
3D916	
03DA16	D-A register 1 (DA1)
3DB16	
3DC16	D-A control register (DACON)
3DD16	
03DE16	
03DF16 03E016	Port P0 register (P0)
03E016	Port P0 register (P0) Port reserved register 1 (PR1)
3E216	Port P0 direction register (PD0)
3E316	Port reserved register 2 (PR2)
3E416	Port P2 register (P2)
3E516	Port P3 register (P3)
3E616	Port P2 direction register (PD2)
3E716	Port P3 direction register (PD3)
3E816	Port P4 register (P4)
3E916 3EA16	Port P5 register (P5) Port P4 direction register (PD4)
3EB16	Port P5 direction register (PD4)
3EC16	
3ED16	Port P7 register (P7)
3EE16	Port P6 direction register (PD6)
03EF16	Port P7 direction register (PD7)
3F016	Port P8 register (P8)
3F116	Port P9 register (P9)
03F216	Port P8 direction register (PD8)
3F316	Port P9 direction register (PD9) Port P10 register (P10)
03F416 03F516	
03F616	Port P10 direction register (PD10)
03F716	
03F816	
03F916	
03FA16	
03FB16	
3FC16	Pull-up control register 0 (PUR0)
3FD16	Pull-up control register 1 (PUR1)
03FE16	Pull-up control register 2 (PUR2)
3FF16	Port reserved register 3 (PR3)

Figure 2.1.5 Location of peripheral unit control registers (4)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.2 Central Processing Unit (CPU)

The CPU has a total of 13 registers shown in Figure 2.2.1. Seven of these registers (R0, R1, R2, R3, A0, A1, and FB) come in two sets; therefore, these have two register banks.




Figure 2.2.1 Central processing unit register



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.2.1 Data Registers (R0, R0H, R0L, R1, R1H, R1L, R2, and R3)

Data registers (R0, R1, R2, and R3) are configured with 16 bits, and are used primarily for transfer and arithmetic/logic operations.

Registers R0 and R1 each can be used as separate 8-bit data registers, high-order bits as (R0H/R1H), and low-order bits as (R0L/R1L). In some instructions, registers R2 and R0, as well as R3 and R1 can use as 32-bit data registers (R2R0/R3R1).

### 2.2.2 Address Registers (A0 and A1)

Address registers (A0 and A1) are configured with 16 bits, and have functions equivalent to those of data registers. These registers can also be used for address register indirect addressing and address register relative addressing.

In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).

### 2.2.3 Frame Base Register (FB)

Frame base register (FB) is configured with 16 bits, and is used for FB relative addressing.

### 2.2.4 Program Counter (PC)

Program counter (PC) is configured with 20 bits, indicating the address of an instruction to be executed.

### 2.2.5 Interrupt Table Register (INTB)

Interrupt table register (INTB) is configured with 20 bits, indicating the start address of an interrupt vector table.

### 2.2.6 Stack Pointer (USP/ISP)

Stack pointer comes in two types: user stack pointer (USP) and interrupt stack pointer (ISP), each configured with 16 bits.

Your desired type of stack pointer (USP or ISP) can be selected by a stack pointer select flag (U flag). This flag is located at the position of bit 7 in the flag register (FLG).

### 2.2.7 Static Base Register (SB)

Static base register (SB) is configured with 16 bits, and is used for SB relative addressing.

### 2.2.8 Flag Register (FLG)

Flag register (FLG) is configured with 11 bits, each bit is used as a flag. Figure 2.2.2 shows the flag register (FLG). The following explains the function of each flag:

#### • Bit 0: Carry flag (C flag)

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

### • Bit 1: Debug flag (D flag)

This flag enables a single-step interrupt.

When this flag is "1", a single-step interrupt is generated after instruction execution. This flag is cleared to "0" when the interrupt is acknowledged.

#### Bit 2: Zero flag (Z flag)

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, cleared to "0".

#### • Bit 3: Sign flag (S flag)

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, cleared to "0".

#### • Bit 4: Register bank select flag (B flag)

This flag chooses a register bank. Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

This flag is set to "1" when an arithmetic operation resulted in overflow; otherwise, cleared to "0".

An interrupt is disabled when this flag is "0", and is enabled when this flag is "1". This flag is cleared to

Interrupt stack pointer (ISP) is selected when this flag is "0"; user stack pointer (USP) is selected

This flag is cleared to "0" when a hardware interrupt is acknowledged or an INT instruction of software

Processor interrupt priority level (IPL) is configured with three bits, for specification of up to eight

If a requested interrupt has priority greater than the processor interrupt priority level (IPL), the interrupt




Figure 2.2.2 Flag register (FLG)

• Bit 5: Overflow flag (O flag)

when this flag is "1".

• Bit 6: Interrupt enable flag (I flag) This flag enables a maskable interrupt.

interrupt Nos. 0 to 31 is executed.

• Bits 12 to 14: Processor interrupt priority level (IPL)

processor interrupt priority levels from level 0 to level 7.

Bits 8 to 11: Reserved area

"0" when the interrupt is acknowledged. • Bit 7: Stack pointer select flag (U flag)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### 2.3 Reset

There are two kinds of resets; hardware and software. In both cases, operation is the same after the reset. (See "Software Reset" for details of software resets.) This section explains on hardware resets. When the supply voltage is in the range where operation is guaranteed, a reset is effected by holding the reset pin level "L" (0.2Vcc max.) for at least 20 cycles. When the reset pin level is then returned to the "H" level while main clock is stable, the reset status is cancelled and program execution resumes from the address in the reset vector table.

Figure 2.3.1 shows the example reset circuit. Figure 2.3.2 shows the reset sequence.




Figure 2.3.1 Example reset circuit

### 2.3.1 Software Reset

Writing "1" to bit 3 of the processor mode register 0 (address 000416) applies a (software) reset to the microcomputer. A software reset has almost the same effect as a hardware reset. The contents of internal RAM are preserved.




Figure 2.3.2 Reset sequence



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### 2.3.2 Pin Status When RESET Pin Level is "L"

Table 2.3.1 shows the statuses of the other pins while the RESET pin level is "L". Figures 2.3.3 and 2.3.4 show the internal status of the microcomputer immediately after the reset is cancelled.

#### Table 2.3.1 Pin status when RESET pin level is "L"

	Status
Pin name	CNVss = Vss
P0, P2, P3, P40 to P43, P50, P52, P53, P55, P62, P63, P67, P70 to P72, P74, P76, P82, P90, P93, P94, P100, P101	Input port (floating)
R, G, B, OUT1,OUT2	Output port
CVIN, VHOLD, HLF	Input/output port
OSC1	Input port
OSC2	Output port



I

Processor mode register () (Note)	(000/16)	Timer B0 interrupt control register	(00541c)\ <u>\\\\</u>
Processor mode register 0 (Note)	(000416) 0016	Timer B0 interrupt control register	(005A16)
Processor mode register 1	(000516)00000000000	Timer B1 interrupt control register	(005B16)
System clock control register 0	(000616) 4816	Timer B2 interrupt control register	(005C16)
System clock control register 1	(000716) 2016	INT0 interrupt control register	(005D16)
Address match interrupt enable register	(000916)	INT1 interrupt control register	(005E16)
Protect register	(000A16)	SPRITE OSD control register	(020116)
Watchdog timer control register	(000F16)	OSD control register 1	(020216) 0016
Address match interrupt register 0	(001016) 0016	OSD control register 2	(020316) 0016
	(001116) 0016	Horizontal position register	(020416) 0016
	(001216)	Clock control register	(020516) 0016
Address match interrupt register 1	(001416) 0016	I/O polarity control register	(020616) 1 0 0 0 0 0 0
	(001516) 0016	OSD control register 3	(020716) 0016
	(001616)	Raster color register	(020816) 0016
DMA0 control register	(002C16)00000?00		(020916) 0016
DMA1 control register	(003C16)00000?00	OSD reserved register 1	(025D16)··· 0016
OSD1 interrupt control register	(004416)	OSD control register 4	(025F16)
OSD2 interrupt control register	(004816)	Data slicer control register 1	(026016) 0016
Multi-master I <sup>2</sup> C-BUS interface 1 interrupt control register	(004916)	Data slicer control register 2	(026116)?0?0??0
Bus collision detection interrupt control register	(004A16)	Caption position register	(026616)00?0000
DMA0 interrupt control register	(004B16)	Data slicer reserved register 2	(026716) 0016
DMA1 interrupt control register	(004C16)	Data slicer reserved register 1	(026816) 0016
Multi-master I <sup>2</sup> C-BUS interface 0 interrupt control register	(004D16) 2000	Clock run-in detect register	(026916) 0016
A-D conversion interrupt control register	(004E16)	Data clock position register	(026A16)
UART2 transmit interrupt control register	(004F16)	Left border control register	(027016) 0116
UART2 receive interrupt control register	(005016)		(027116)
UART0 transmit interrupt control register	(005116)	Right border control register	(027216) 0016
UART0 receive interrupt control register	(005216)		(027316)
Data slicer interrupt control register	(005316)	SPRITE horizontal position register (high-order)	(027916)
VSYNC interrupt control register	(005416)	OSD reserved register 4	(027A16) 0 0 0 0 0 0
Timer A0 interrupt control register	(005516) 2000	OSD reserved register 3	(027B16)··· 0016
Timer A1 interrupt control register	(005616)	OSD reserved register 2	(027C16)··· 0016
Timer A2 interrupt control register	(005716)	Peripheral mode register	(027D16)00000
Timer A3 interrupt control register	(005816)	HSYNC counter register	(027E16)
Timer A4 interrupt control register	(005916)		
X : Nothing is mapped to this bit ? : Undefined			
The content of other registers and RAM is undefined when the microcomputer is reset. The initial values must therefore be set.			

Figure 2.3.3 Device's internal status after a reset is cleared (1)



I <sup>2</sup> C0 address register	(02E116) 0016	UART transmit/receive control register 2	(03B016)
I <sup>2</sup> C0 status register	(02E216)000100?	DMA0 request cause select register	(03B816)··· 0016
I <sup>2</sup> C0 control register	(02E316)··· 0016	DMA1 request cause select register	(03BA16) 0016
I <sup>2</sup> C0 clock control register	(02E416)··· 0016	A-D control register 2	(03D416)0000???0
I <sup>2</sup> C0 port selection register	(02E516) 0 0 ? ? 0 0 0 0	A-D control register 0	(03D616)00000???
I <sup>2</sup> C1 address register	(02E916)··· 0016	A-D control register 1	(03D716)··· 0016
I <sup>2</sup> C1 status register	(02EA16)000100?	D-A control register	(03DC16) 0016
I <sup>2</sup> C1 control register	(02EB16) 0016	Port P0 direction register	(03E216) 0016
I <sup>2</sup> C1 clock control register	(02EC16)··· 0016	Port reserved register 2	(03E316) 0016
I <sup>2</sup> C1 port selection register	(02ED16)00??0000	Port P2 direction register	(03E616) 0016
Reserved register 1	(034016) 0 0 0 ? ? ? ? ? ?	Port P3 direction register	(03E716) 0016
Reserved register 0	(034816) 0016	Port P4 direction register	(03EA16) 0016
Interrupt request cause select register	(035F16) 0016	Port P5 direction register	(03EB16) 0016
Reserved register 3	(036216) 4016	Port P6 direction register	(03EE16) 0016
Reserved register 4	(036616) 4016	Port P7 direction register	(03EF16) 0016
Reserved register 5	(037616) 0016	Port P8 direction register	(03F216)000000
UART2 special mode register	(037716) 0016	Port P9 direction register	(03F316) 0016
UART2 transmit/receive mode register	(037816) 0016	Port P10 direction register	(03F616) 0016
UART2 transmit/receive control register 0	(037C16)	Pull-up control register 0	(03FC16) 0016
UART2 transmit/receive control register 1	(037D <sub>16</sub> ) 0216	Pull-up control register 1(Note)	(03FD16) 0016
Count start flag	(038016) 0016	Pull-up control register 2	(03FE16) 0016
Reserved register 6	(038116)	Port reserved register 3	(03FF16) 0016
One-shot start flag	(038216) 0 0 0 0 0 0 0	Data registers (R0/R1/R2/R3)	000016
Trigger select register	(038316) 0016	Address registers (A0/A1)	000016
Up-down flag	(038416) 0016	Frame base register (FB)	000016
Timer A0 mode register	(039616) 0016	Interrupt table register (INTB)	0000016
Timer A1 mode register	(039716) 0016	User stack pointer (USP)	000016
Timer A2 mode register	(039816) 0016	Interrupt stack pointer (ISP)	000016
Timer A3 mode register	(039916) 0016	Static base register (SB)	000016
Timer A4 mode register	(039A16) 0016	Flag register (FLG)	000016
Timer B0 mode register	(039B16) 0 0 ? 0 0 0 0		
Timer B1 mode register	(039C16)00?X0000		
Timer B2 mode register	(039D16) 0 0 ? X 0 0 0 0		
UART0 transmit/receive mode register	(03A016) 0016		
UART0 transmit/receive control register 0	(03A416)···· 0816		
UART0 transmit/receive control register 1	(03A516)···· 0216		
Reserved register 2	(03A816)··· 0016		
x : Nothing is mapped to this bit ? : Undefined The content of other registers and RAM is undefined when the microcomputer is reset. The initial values must therefore be set.			

Figure 2.3.4 Device's internal status after a reset is cleared (2)


SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### 2.4 Single-chip Mode

This microcomputer supports single-chip mode only.

In single-chip mode, only internal memory space (SFR, OSD RAM, internal RAM, and internal ROM) can be accessed. Ports P0, P2 to P10 can be used as programmable I/O ports or as I/O ports for the internal peripheral functions.

Figure 2.4.1 shows the processor mode register 0 and Figure 2.4.2 shows the processor mode register 1. Figure 2.4.3 shows the memory map.








Figure 2.4.2 Processor mode register 1




Figure 2.4.3 Memory map in single-chip mode



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.4.1 Software Wait

A software wait can be inserted by setting the wait bit (bit 7) of processor mode register 1 (address 000516).

A software wait is inserted in the internal ROM/RAM area by setting the wait bit of the processor mode register 1. When set to "0", each bus cycle is executed in one BCLK cycle. When set to "1", each bus cycle is executed in two BCLK cycles. After the microcomputer has been reset, this bit defaults to "0".

The SFR area and the OSD RAM area is always accessed in two BCLK cycles regardless of the setting of these control bits.

Table 2.4.1 shows the software wait and bus cycles. Figure 2.4.4 shows example bus timing when using software waits.

Area	Wait bit	Bus cycle
SFR/ OSD RAM	Invalid	2 BCLK cycles
Internal ROM/RAM	0	1 BCLK cycle
	1	2 BCLK cycles

#### Table 2.4.1 Software waits and bus cycles






Figure 2.4.4 Typical bus timings using software wait



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.5 Clock Generating Circuit

The clock generating circuit contains each oscillator circuit that supplies the operating clock sources to the CPU and internal peripheral units and that supplies the operating clock source to OSD.

#### Table 2.5.1. Clock oscillation circuits

	Main clock oscillation circuit	OSD oscillation circuit
Use of clock	CPU's operating clock source	OSD's operating clock source
	<ul> <li>Internal peripheral units'</li> </ul>	
	operating clock source	
Usable oscillator	Ceramic resonator	Ceramic resonator
	(or quartz-crystal oscillator)	(or quartz-crystal oscillator)
		LC oscillator
Pins to connect oscillator	Xin, Xout	OSC1, OSC2
Oscillation stop/restart function	Available	
Oscillator status immediately after reset	Oscillating	
Other	Externally derived clock can be input	

### 2.5.1 Example of Oscillator Circuit

Figure 2.5.1 shows some examples of the main clock circuit, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Circuit constants in Figure 2.5.1 vary with each oscillator used. Use the values recommended by the manufacturer of your oscillator.




Figure 2.5.1 Examples of main clock



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.5.2 OSD Oscillation Circuit

The OSD clock oscillation circuit can obtain simply a clock for OSD by connecting an LC oscillator or a ceramic resonator (or a quartz-crystal oscillator) across the pins OSC1 and OSC2. Which of LC oscillator or a ceramic resonator (or a quartz-crystal oscillator) is selected by setting bits 1 and 2 of the clock control register (address 020516).




Figure 2.5.2 OSD clock connection example

### 2.5.3 Clock Control

Figure 2.5.3 shows the block diagram of the main clock generating circuit.




Figure 2.5.3 Clock generating circuit



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

The following paragraphs describes the clocks generated by the clock generating circuit.

#### (1) Main clock

The main clock is generated by the main clock oscillation circuit. After a reset, the clock is divided by 8 to the BCLK. The clock can be stopped using the main clock stop bit (bit 5 at address 000616). After the oscillation of the main clock oscillation circuit has stabilized, the drive capacity of the main clock oscillation circuit can be reduced using the XIN-XOUT drive capacity select bit (bit 5 at address 000716). Reducing the drive capacity of the main clock oscillation circuit reduces the power dissipation. This bit changes to "1" when shifting from high-speed/medium-speed mode to stop mode and at a reset.

#### (2) BCLK

The internal clock  $\phi$  is the clock that drives the CPU, and is the clock derived by dividing the main clock by 1, 2, 4, 8, or 16. The BCLK is derived by dividing the main clock by 8 after a reset. The main clock division select bit 0 (bit 6 at address 000616) changes to "1" when shifting from high-speed/medium-speed to stop mode and at reset.


#### (3) Peripheral function clock (f1, f8, f32, f1SIO2, f8SIO2, f32SIO2, fAD)

The clock for the peripheral devices is derived by dividing the main clock by 1, 8 or 32. The peripheral function clock is stopped by stopping the main clock or by setting the WAIT peripheral function clock stop bit (bit 2 at 000616) to "1" and then executing a WAIT instruction.





SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Figures 2.5.4 and 2.5.5 shows the system clock control registers 0 and 1.



Figures 2.5.4 System clock control register 0





SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.5.4 Stop Mode

Writing "1" to the all-clock stop control bit (bit 0 at address 000716) stops all oscillation and the microcomputer enters stop mode. In stop mode, the content of the internal RAM is retained provided that VCC remains above 4.5V.

Because the oscillation, BCLK, f1 to f32, f1SIO2 to f32SIO2, and fAD stops in stop mode, peripheral functions such as the A-D converter and watchdog timer do not function. However, timer B operates provided that the event counter mode is set to an external pulse, and UARTi (i = 0, 2) functions provided an external clock is selected. Table 2.5.2 shows the status of the ports in stop mode.

Stop mode is cancelled by a hardware reset or an interrupt. If an interrupt is to be used to cancel stop mode, that interrupt must first have been enabled. If returning by an interrupt, that interrupt routine is executed.

When shifting from high-speed/medium-speed mode to stop mode and at a reset, the main clock division select bit 0 (bit 6 at address 000616) is set to "1." When shifting from low-speed/low power dissipation mode to stop mode, the value before stop mode is retained.

#### Table 2.5.2 Port status during stop mode

Pin	State
Port	Retains status before stop mode

### 2.5.5 Wait Mode

When a WAIT instruction is executed, the BCLK stops and the microcomputer enters the wait mode. In this mode, oscillation continues but the BCLK and watchdog timer stop. Writing "1" to the WAIT peripheral function clock stop bit and executing a WAIT instruction stops the clock being supplied to the internal peripheral functions, allowing power dissipation to be reduced. Table 2.5.3 shows the status of the ports in wait mode.

Wait mode is cancelled by a hardware reset or an interrupt. If an interrupt is used to cancel wait mode, the microcomputer restarts from the interrupt routine using as BCLK, the clock that had been selected when the WAIT instruction was executed.

#### Table 2.5.3 Port status during wait mode

Pin	State
Port	Retains status before wait mode



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.5.6 Status Transition of BCLK

Power dissipation can be reduced and low-voltage operation achieved by changing the count source for BCLK. Table 2.5.4 shows the operating modes corresponding to the settings of system clock control registers 0 and 1.

After a reset, operation defaults to division by 8 mode. When shifting to stop mode, the main clock division select bit 0 (bit 6 at address 000616) is set to "1". The following shows the operational modes of internal clock  $\phi$ .

#### (1) Division by 2 mode

The main clock is divided by 2 to obtain the BCLK.

#### (2) Division by 4 mode

The main clock is divided by 4 to obtain the BCLK.

#### (3) Division by 8 mode

The main clock is divided by 8 to obtain the BCLK. Note that oscillation of the main clock must have stabilized before transferring from this mode to another mode.

#### (4) Division by 16 mode

The main clock is divided by 16 to obtain the BCLK.

#### (5) No-division mode

The main clock is used as the BCLK.

	- I - J			J,
CM17	CM16	CM06	CM04	Operating mode of BCLK
0	1	0	Invalid	Division by 2 mode
1	0	0	Invalid	Division by 4 mode
Invalid	Invalid	1	Invalid	Division by 8 mode
1	1	0	Invalid	Division by 16 mode
0	0	0	Invalid	No-division mode

#### Table 2.5.4 Operating modes dictated by settings of system clock control registers 0 and 1



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.5.7 Power Control

The following is a description of the three available power control modes:

#### Modes

Power control is available in three modes.

#### (1) Normal operation mode

#### ■ High-speed mode

Divide-by-1 frequency of the main clock becomes the BCLK. The CPU operates with the internal clock selected. Each peripheral function operates according to its assigned clock.

#### Medium-speed mode

Divide-by-2, divide-by-4, divide-by-8, or divide-by-16 frequency of the main clock becomes the BCLK. The CPU operates according to the internal clock selected. Each peripheral function operates according to its assigned clock.

#### (2) Wait mode

The CPU operation is stopped. The oscillators do not stop.

#### (3) Stop mode

All oscillators stop. The CPU and all built-in peripheral functions stop. This mode, among the three modes listed here, is the most effective in decreasing power consumption.

Figure 2.5.6 is the state transition diagram of the above modes.






Figure 2.5.6 State transition diagram of Power control mode



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### 2.6 Protection

The protection function is provided so that the values in important registers cannot be changed in the event that the program runs out of control. Figure 2.6.1 shows the protect register. The values in the processor mode register 0 (address 000416), processor mode register 1 (address 000516), system clock control register 0 (address 000616), system clock control register 1 (address 000716) and port P9 direction register (address 03F316) can only be changed when the respective bit in the protect register is set to "1". Therefore, important outputs can be allocated to port P9.

If, after "1" (write-enabled) has been written to the port P9 direction register write-enable bit (bit 2 at address 000A16), a value is written to any address, the bit automatically reverts to "0" (write-inhibited). However, the system clock control registers 0 and 1 write-enable bit (bit 0 at 000A16) and processor mode register 0 and 1 write-enable bit (bit 1 at 000A16) do not automatically return to "0" after a value has been written to an address. The program must therefore be written to return these bits to "0".




Figure 2.6.1 Protect register




SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.7 Interrupts

### 2.7.1 Type of Interrupts

Figure 2.7.1 lists the types of interrupts.





Maskable interrupt : An interrupt which can be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority <u>can be changed</u> by priority level.
 Non-maskable interrupt : An interrupt which cannot be enabled (disabled) by the interrupt enable flag (I flag) or whose interrupt priority <u>cannot be changed</u> by priority level.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### 2.7.2 Software Interrupts

A software interrupt occurs when executing certain instructions. Software interrupts are non-maskable interrupts.

#### • Undefined instruction interrupt

An undefined instruction interrupt occurs when executing the UND instruction.

#### Overflow interrupt

An overflow interrupt occurs when executing the INTO instruction with the overflow flag (O flag) set to "1". The following are instructions whose O flag changes by arithmetic:

ABS, ADC, ADCF, ADD, CMP, DIV, DIVU, DIVX, NEG, RMPA, SBB, SHA, SUB

#### BRK interrupt

A BRK interrupt occurs when executing the BRK instruction.

#### INT interrupt

An INT interrupt occurs when assiging one of software interrupt numbers 0 through 63 and executing the INT instruction. Software interrupt numbers 0 through 31 are assigned to peripheral I/O interrupts, so executing the INT instruction allows executing the same interrupt routine that a peripheral I/O interrupt does.

The stack pointer (SP) used for the INT interrupt is dependent on which software interrupt number is involved.

So far as software interrupt numbers 0 through 31 are concerned, the microcomputer saves the stack pointer assignment flag (U flag) when it accepts an interrupt request. If change the U flag to "0" and select the interrupt stack pointer (ISP), and then execute an interrupt sequence. When returning from the interrupt routine, the U flag is returned to the state it was before the acceptance of interrupt request. So far as software numbers 32 through 63 are concerned, the stack pointer does not make a shift.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### 2.7.3 Hardware Interrupts

Hardware interrupts are classified into two types — special interrupts and peripheral I/O interrupts.

#### (1) Special interrupts

Special interrupts are non-maskable interrupts.

#### Reset

Reset occurs if an "L" is input to the  $\overline{\text{RESET}}$  pin.

#### DBC interrupt

This interrupt is exclusively for the debugger, do not use it in other circumstances.

Watchdog timer interrupt

Generated by the watchdog timer.

#### Single-step interrupt

This interrupt is exclusively for the debugger, do not use it in other circumstances. With the debug flag (D flag) set to "1," a single-step interrupt occurs after one instruction is executed.

#### • Address match interrupt

An address match interrupt occurs immediately before the instruction held in the address indicated by the address match interrupt register is executed with the address match interrupt enable bit set to "1." If an address other than the first address of the instruction in the address match interrupt register is set, no address match interrupt occurs. For address match interrupt, see 2.11 Address match Interrupt.

#### (2) Peripheral I/O interrupts

A peripheral I/O interrupt is generated by one of built-in peripheral functions. Built-in peripheral functions are dependent on classes of products, so the interrupt factors too are dependent on classes of products. The interrupt vector table is the same as the one for software interrupt numbers 0 through 31 the INI instruction uses. Peripheral I/O interrupts are maskable interrupts.

• Bus collision detection interrupt

This is an interrupt that the serial I/O bus collision detection generates.

• DMA0 interrupt, DMA1 interrupt

These are interrupts DMA generates.

• VSYNC interrupt

VSYNC interrupt occurs if a VSYNC edge is input.

A-D conversion interrupt

This is an interrupt that the A-D converter generates.

• UART0 transmission, UART2 transmission interrupts

These are interrupts that the serial I/O transmission generates.

UART0 reception, UART2 reception interrupts

These are interrupts that the serial I/O reception generates.

• Multi-master I<sup>2</sup>C-BUS interface 0 and multi-master I<sup>2</sup>C-BUS interface 1 interrupts

This is an interrupt that the serial I/O transmission/reception is completed, or a STOP condition is detected.

- Timer A0 interrupt through timer A4 interrupt These are interrupts that timer A generates
- Timer B0 interrupt through timer B2 interrupt

These are interrupts that timer B generates.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

- INTo interrupt and INT1 interrupt
- An INT interrupt occurs if either a rising edge or a falling edge or a both edge is input to the INT pin.
- OSD1 interrupt and OSD2 interrupt
  - These are interrupts that OSD display is completed.
- Data slicer interrupt

This is an interrupt that data slicer circuit requests.




SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### 2.7.4 Interrupts and Interrupt Vector Tables

If an interrupt request is accepted, a program branches to the interrupt routine set in the interrupt vector table. Set the first address of the interrupt routine in each vector table. Figure 2.7.2 shows the format for specifying the address.

Two types of interrupt vector tables are available — fixed vector table in which addresses are fixed and variable vector table in which addresses can be varied by the setting.





#### (1) Fixed vector tables

The fixed vector table is a table in which addresses are fixed. The vector tables are located in an area extending from FFFDC16 to FFFF16. One vector table comprises four bytes. Set the first address of interrupt routine in each vector table. Table 2.7.1 shows the interrupts assigned to the fixed vector tables and addresses of vector tables.

Table 2.7.1 Interrupts assigned to the fixed vector tables and addresses of vector tables

Interrupt source	Vector table addresses	Remarks
	Address (L) to address (H)	
Undefined instruction	FFFDC16 to FFFDF16	Interrupt on UND instruction
Overflow	FFFE016 to FFFE316	Interrupt on INTO instruction
BRK instruction	FFFE416 to FFFE716	If the vector is filled with FF16, program execution starts from
		the address shown by the vector in the variable vector table
Address match	FFFE816 to FFFEB16	There is an address-matching interrupt enable bit
Single step (Note)	FFFEC16 to FFFEF16	Do not use
Watchdog timer	FFFF016 to FFFF316	
DBC (Note)	FFFF416 to FFFF716	Do not use
Reserved source	FFFE816 to FFFEB16	Do not use
Reset	FFFFC16 to FFFFF16	

Note: Interrupts used for debugging purposes only.

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### (2) Variable vector tables

The fixed vector table is a table in which addresses are fixed. The vector tables are located in an area extending from FFFDC16 to FFFF16. One vector table comprises four bytes. Set the first address of interrupt routine in each vector table. Table 2.7.2 shows the interrupts assigned to the fixed vector tables and addresses of vector tables.

Software interrupt number	Vector table address Address (L) to address (H)	Interrupt source	Remarks
Software interrupt number 0	+0 to +3 (Note)	BRK instruction	Cannot be masked I flag
Software interrupt number 4	+16 to +19 (Note)	OSD1	
Software interrupt number 5	+20 to +23 (Note)	Reserved source	
Software interrupt number 6	+24 to +27 (Note)	Reserved source	
Software interrupt number 7	+28 to +31 (Note)	Reserved source	
Software interrupt number 8	+32 to +35 (Note)	OSD2	
Software interrupt number 9	+36 to +39 (Note)	Multi-master I <sup>2</sup> C-BUS interface 1	
Software interrupt number 10	+40 to +43 (Note)	Bus collision detection	
Software interrupt number 11	+44 to +47 (Note)	DMA0	
Software interrupt number 12	+48 to +51 (Note)	DMA1	
Software interrupt number 13	+52 to +55 (Note)	Multi-master I <sup>2</sup> C-BUS interface 0	
Software interrupt number 14	+56 to +59 (Note)	A-D conversion	
Software interrupt number 15	+60 to +63 (Note)	UART2 transmit	
Software interrupt number 16	+64 to +67 (Note)	UART2 receive	
Software interrupt number 17	+68 to +71 (Note)	UART0 transmit	
Software interrupt number 18	+72 to +75 (Note)	UART0 receive	
Software interrupt number 19	+76 to +79 (Note)	Data slicer	
Software interrupt number 20	+80 to +83 (Note)	VSYNC	
Software interrupt number 21	+84 to +87 (Note)	Timer A0	
Software interrupt number 22	+88 to +91 (Note)	Timer A1	
Software interrupt number 23	+92 to +95 (Note)	Timer A2	
Software interrupt number 24	+96 to +99 (Note)	Timer A3	
Software interrupt number 25	+100 to +103 (Note)	Timer A4	
Software interrupt number 26	+104 to +107 (Note)	Timer B0	
Software interrupt number 27	+108 to +111 (Note)	Timer B1	
Software interrupt number 28	+112 to +115 (Note)	Timer B2	
Software interrupt number 29	+116 to +119 (Note)	INTo	
Software interrupt number 30	+120 to +123 (Note)	ĪNT1	
Software interrupt number 31	+124 to +127 (Note)	Reserved source	
Software interrupt number 32	+128 to +131 (Note)		
to Software interrupt number 63	to +252 to +255 (Note)	Software interrupt	Cannot be masked I flag

Table 2.7.2 Interrupts assigned to the variable vector tables and addresses	s of vector tables
---	--------------------

Note: Address relative to address in interrupt table register (INTB).

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### 2.7.5 Interrupt Control

Descriptions are given here regarding how to enable or disable maskable interrupts and how to set the priority to be accepted. What is described here does not apply to non-maskable interrupts.

Enable or disable a non-maskable interrupt using the interrupt enable flag (I flag), interrupt priority level selection bit, or processor interrupt priority level (IPL). Whether an interrupt request is present or absent is indicated by the interrupt request bit. The interrupt request bit and the interrupt priority level selection bit are located in the interrupt control register of each interrupt. Also, the interrupt enable flag (I flag) and the IPL are located in the flag register (FLG).

Figure 2.7.3 shows the interrupt control registers.






Figure 2.7.3 Interrupt control registers

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.7.6 Interrupt Enable Flag (I flag)

The interrupt enable flag (I flag) controls the enabling and disabling of maskable interrupts. Setting this flag to "1" enables all maskable interrupts; setting it to "0" disables all maskable interrupts. This flag is set to "0" after reset.

### 2.7.7 Interrupt Request Bit

The interrupt request bit is set to "1" by hardware when an interrupt is requested. After the interrupt is accepted and jumps to the corresponding interrupt vector, the request bit is set to "0" by hardware. The interrupt request bit can also be set to "0" by software. (Do not set this bit to "1").

### 2.7.8 Interrupt Priority Level Select Bit and Processor Interrupt Priority Level (IPL)

Set the interrupt priority level using the interrupt priority level select bit, which is one of the component bits of the interrupt control register. When an interrupt request occurs, the interrupt priority level is compared with the IPL. The interrupt is enabled only when the priority level of the interrupt is higher than the IPL. Therefore, setting the interrupt priority level to "0" disables the interrupt.

Table 2.7.3 shows the settings of interrupt priority levels and Table 2.7.4 shows the interrupt levels enabled, according to the consist of the IPL.

The following are conditions under which an interrupt is accepted:

- interrupt enable flag (I flag) = 1
- interrupt request bit = 1
- interrupt priority level > IPL

The interrupt enable flag (I flag), the interrupt request bit, the interrupt priority select bit, and the IPL are independent, and they are not affected by one another.

#### Table 2.7.3 Settings of interrupt priority levels

Interrupt p level sele		Interrupt priority level	Priority order
b2 b1 l			
0 0	0	Level 0 (interrupt disabled)	
0 0	1	Level 1	Low
0 1	0	Level 2	
0 1	1	Level 3	
1 0	0	Level 4	
1 0	1	Level 5	
1 1	0	Level 6	<b>V</b>
1 1	1	Level 7	High

# Table 2.7.4 Interrupt levels enabled accordingto the contents of the IPL

IPL	Enabled interrupt priority levels
IPL2 IPL1 IPL0	
0 0 0	Interrupt levels 1 and above are enabled
0 0 1	Interrupt levels 2 and above are enabled
0 1 0	Interrupt levels 3 and above are enabled
0 1 1	Interrupt levels 4 and above are enabled
1 0 0	Interrupt levels 5 and above are enabled
1 0 1	Interrupt levels 6 and above are enabled
1 1 0	Interrupt levels 7 and above are enabled
1 1 1	All maskable interrupts are disabled



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### 2.7.9 Rewrite Interrupt Control Register

To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:

Exam INT	<b>ple 1:</b> _SWITCH FCLR AND.B NOP NOP	l1: I #00h, 0055h	; Disable interrupts. ; Clear TA0IC int. priority level and int. request bit.
	FSET	I	; Enable interrupts.
Exam INT	SWITCH FCLR AND.B	l #00h, 0055h MEM, R0	
Exam INT	_SWITCH PUSHC FCLR	-	; Push Flag register onto stack ; Disable interrupts. ; Clear TA0IC int. priority level and int. request bit. ; Enable interrupts.

The reason why two NOP instructions or dummy read are inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register.

Instructions : AND, OR, BCLR, BSET



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.7.10 Interrupt Sequence

An interrupt sequence — what are performed over a period from the instant an interrupt is accepted to the instant the interrupt routine is executed — is described here.

If an interrupt occurs during execution of an instruction, the processor determines its priority when the execution of the instruction is completed, and transfers control to the interrupt sequence from the next cycle. If an interrupt occurs during execution of either the SMOVB, SMOVF, SSTR or RMPA instruction, the processor temporarily suspends the instruction being executed, and transfers control to the interrupt sequence.

In the interrupt sequence, the processor carries out the following in sequence given:

- (1) CPU gets the interrupt information (the interrupt number and interrupt request level) by reading address 0000016.
- (2) Saves the content of the flag register (FLG) as it was immediately before the start of interrupt sequence in the temporary register (Note) within the CPU.
- (3) Sets the interrupt enable flag (I flag), the debug flag (D flag), and the stack pointer select flag (U flag) to "0" (the U flag, however does not change if the INT instruction, in software interrupt numbers 32 through 63, is executed)
- (4) Saves the content of the temporary register (Note 1) within the CPU in the stack area.
- (5) Saves the content of the program counter (PC) in the stack area.
- (6) Sets the interrupt priority level of the accepted instruction in the IPL.

After the interrupt sequence is completed, the processor resumes executing instructions from the first address of the interrupt routine.

Note: This register cannot be utilized by the user.

#### 2.7.11 Interrupt Response Time

'Interrupt response time' is the period between the instant an interrupt occurs and the instant the first instruction within the interrupt routine has been executed. This time comprises the period from the occurrence of an interrupt to the completion of the instruction under execution at that moment (a) and the time required for executing the interrupt sequence (b). Figure 2.7.4 shows the interrupt response time.




Figure 2.7.4 Interrupt response time



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Time (a) is dependent on the instruction under execution. Thirty cycles is the maximum required for the DIVX instruction (without wait).

Time (b) is as shown in Table 2.7.5.

Table 2.7.5	Time required for executing the interrupt sequence
-------------	--

Interrupt vector address	Stack pointer (SP) value	16-Bit bus, without wait	8-Bit bus, without wait
Even	Even	18 cycles (Note 1)	20 cycles (Note 1)
Even	Odd	19 cycles (Note 1)	20 cycles (Note 1)
Odd (Note 2)	Even	19 cycles (Note 1)	20 cycles (Note 1)
Odd (Note 2)	Odd	20 cycles (Note 1)	20 cycles (Note 1)

**Notes 1:** Add 2 cycles in the case of a DBC interrupt; add 1 cycle in the case either of an address coincidence interrupt or of a single-step interrupt.

**2:** Locate an interrupt vector address in an even address, if possible.

BCLK	
Address bus	Address Indeterminate SP-2 SP-4 vec vec+2 PC
Data bus	Interrupt Indeterminate SP-2 SP-4 vec vec+2 contents contents
R	
W	
	The indeterminate segment is dependent on the queue buffer. If the queue buffer is ready to take an instruction, a read cycle occurs.

Figure 2.7.5 Time required for executing the interrupt sequence

#### 2.7.12 Variation of IPL when Interrupt Request is Accepted

If an interrupt request is accepted, the interrupt priority level of the accepted interrupt is set in the IPL. If an interrupt request, that does not have an interrupt priority level, is accepted, one of the values shown in Table 2.7.6 is set in the IPL.

Table 2.7.6 Relationship between interrupts without interrupt priority levels and IPL

Interrupt sources without priority levels	Value set in the IPL
Watchdog timer	7
Reset	0
Other	Not changed



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.7.13 Saving Registers

In the interrupt sequence, only the contents of the flag register (FLG) and that of the program counter (PC) are saved in the stack area.

First, the processor saves the four higher-order bits of the program counter, and 4 upper-order bits and 8 lower-order bits of the FLG register, 16 bits in total, in the stack area, then saves 16 lower-order bits of the program counter. Figure 2.7.6 shows the state of the stack as it was before the acceptance of the interrupt request, and the state the stack after the acceptance of the interrupt request.

Save other necessary registers at the beginning of the interrupt routine using software. Using the PUSHM instruction alone can save all the registers except the stack pointer (SP).




Figure 2.7.6 State of stack before and after acceptance of interrupt request



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

The operation of saving registers carried out in the interrupt sequence is dependent on whether the content of the stack pointer, at the time of acceptance of an interrupt request, is even or odd. If the content of the stack pointer (Note) is even, the content of the flag register (FLG) and the content of the program counter (PC) are saved, 16 bits at a time. If odd, their contents are saved in two steps, 8 bits at a time. Figure 2.7.7 shows the operation of the saving registers.

Note: Stack pointer indicated by U flag.




Figure 2.7.7 Operation of saving registers

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### 2.7.14 Returning from an Interrupt Routine

Executing the REIT instruction at the end of an interrupt routine returns the contents of the flag register (FLG) as it was immediately before the start of interrupt sequence and the contents of the program counter (PC), both of which have been saved in the stack area. Then control returns to the program that was being executed before the acceptance of the interrupt request, so that the suspended process resumes.

Return the other registers saved by software within the interrupt routine using the POPM or similar instruction before executing the REIT instruction.

#### 2.7.15 Interrupt Priority

If there are two or more interrupt requests occurring at a point in time within a single sampling (checking whether interrupt requests are made), the interrupt assigned a higher priority is accepted.

Assign an arbitrary priority to maskable interrupts (peripheral I/O interrupts) using the interrupt priority level select bit. If the same interrupt priority level is assigned, however, the interrupt assigned a higher hardware priority is accepted.

Priorities of the special interrupts, such as Reset (dealt with as an interrupt assigned the highest priority), watchdog timer interrupt, etc. are regulated by hardware.

Figure 2.7.8 shows the priorities of hardware interrupts.

Software interrupts are not affected by the interrupt priority. If an instruction is executed, control branches invariably to the interrupt routine.

### 2.7.16 Interrupt priority level resolution circuit

When two or more interrupts are generated simultaneously, this circuit selects the interrupt with the highest priority level.

Figure 2.7.9 shows the circuit that judges the interrupt priority level.






Figure 2.7.9 Maskable interrupts priorities (peripheral I/O interrupts)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.7.17 INT Interrupt

INT<sub>0</sub> and INT<sub>1</sub> are triggered by the edges of external inputs. The edge polarity is selected using the polarity select bit.

As for external interrupt input, an interrupt can be generated both at the rising edge and at the falling edge by setting "1" in the INTi interrupt polarity switching bit of the interrupt request cause select register (035F16). To select both edges, set the polarity switching bit of the corresponding interrupt control register to 'falling edge' ("0").

Figure 2.7.10 shows the Interrupt control reserved register, Figure 2.7.11 shows the Interrupt request cause select register.




Figure 2.7.10 Interrupt control reserved register i (i = 0 to 3)




Figure 2.7.11 Interrupt request cause select register



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### 2.7.18 Address Match Interrupt

An address match interrupt is generated when the address match interrupt address register contents match the program counter value. Two address match interrupts can be set, each of which can be enabled and disabled by an address match interrupt enable bit. Address match interrupts are not affected by the interrupt enable flag (I flag) and processor interrupt priority level (IPL). The value of the program counter (PC) for an address match interrupt varies depending on the instruction being executed. Figures 2.7.12 and 2.7.13 show the address match interrupt-related registers.




Figure 2.7.12 Address match interrupt enable register




Figure 2.7.13 Address match interrupt register i (i = 0, 1)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.7.19 Precautions for Interrupts

#### (1) Reading address 0000016

• When maskable interrupt is occurred, CPU read the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence.

The interrupt request bit of the certain interrupt written in address 0000016 will then be set to "0". Reading address 0000016 by software sets enabled highest priority interrupt source request bit to "0". Though the interrupt is generated, the interrupt routine may not be executed. Do not read address 0000016 by software.

#### (2) Setting the stack pointer

• The value of the stack pointer immediately after reset is initialized to 000016. Accepting an interrupt before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value in the stack pointer before accepting an interrupt.

#### (3) External interrupt

- Either an "L" level or an "H" level of at least 250 ns width is necessary for the signal input to pins INTo and INT1 regardless of the CPU operation clock.
- •When the polarity of the INT0 and INT1 pins is changed, the interrupt request bit is sometimes set to "1". After changing the polarity, set the interrupt request bit to "0". Figure 2.7.14 shows the procedure for changing the INT interrupt generate factor.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.7.14 Switching condition of INT interrupt request

#### (4) Rewrite interrupt control register

• To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:

Example 1	l:	
INT_SWI	TCH1:	
FCLI		; Disable interrupts.
AND NOP NOP	,,	; Clear TA0IC int. priority level and int. request bit.
FSE	ТІ	; Enable interrupts.
Example 2	2:	
INT_SWI	TCH2:	
FCLI	र ।	; Disable interrupts.
AND	.B #00h, 0055h	; Clear TA0IC int. priority level and int. request bit.
	.W MEM, R0	
FSE	ΤΙ	; Enable interrupts.
Example 3	3:	
INT SWI	TCH3:	
PUS	HC FLG	; Push Flag register onto stack
FCLI	<b>૨</b>	; Disable interrupts.
AND	.B #00h, 0055h	Clear TAOIC int. priority level and int. request bit.
POP		; Enable interrupts.
The reason w	why two NOP instru	ictions or dummy read are inserted before ESET Lin Examples 1

The reason why two NOP instructions or dummy read are inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

• When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register.

Instructions : AND, OR, BCLR, BSET



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.8 Watchdog Timer

The watchdog timer has the function of detecting when the program is out of control. The watchdog timer is a 15-bit counter which down-counts the clock derived by dividing the BCLK using the prescaler. A watchdog timer interrupt is generated when an underflow occurs in the watchdog timer. Bit 7 of the watchdog timer control register (address 000F16) selects the prescaler division ratio (by 16 or by 128). Thus the watchdog timer's period can be calculated as given below. The watchdog timer's period is, however, subject to an error due to the pre-scaler.


Watchdog timer period = pre-scaler dividing ratio (16 or 128) X watchdog timer count (32768) BCLK

For example suppose that BCLK runs at 10 MHz and that 16 has been chosen for the dividing ratio of the pre-scaler, then the watchdog timer's period becomes approximately 52.4 ms.


The watchdog timer is initialized by writing to the watchdog timer start register (address 000E16) and when a watchdog timer interrupt request is generated. The prescaler is initialized only when the microcomputer is reset. After a reset is cancelled, the watchdog timer and prescaler are both stopped. The count is started by writing to the watchdog timer start register (address 000E16).

Figure 2.8.1 shows the block diagram of the watchdog timer. Figure 2.8.2 shows the watchdog timer control register and Figure 2.8.3 shows the watchdog timer start register.












Figure 2.8.3 Watchdog timer start register

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.9 DMAC

This microcomputer has two DMAC (direct memory access controller) channels that allow data to be sent to memory without using the CPU. DMAC shares the same data bus with the CPU. The DMAC is given a higher right of using the bus than the CPU, which leads to working the cycle stealing method. On this account, the operation from the occurrence of DMA transfer request signal to the completion of 1-word (16-bit) or 1-byte (8-bit) data transfer can be performed at high speed. Figure 2.9.1 shows the block diagram of the DMAC. Table 2.9.1 shows the DMAC specifications. Figures 2.9.2 to 2.9.7 show the registers used by the DMAC.




Figure 2.9.1 Block diagram of DMAC

Either a write signal to the software DMA request bit or an interrupt request signal is used as a DMA transfer request signal. But the DMA transfer is affected neither by the interrupt enable flag (I flag) nor by the interrupt priority level. The DMA transfer doesn't affect any interrupts either.

If the DMAC is active (the DMA enable bit is set to 1), data transfer starts every time a DMA transfer request signal occurs. If the cycle of the occurrences of DMA transfer request signals is higher than the DMA transfer cycle, there can be instances in which the number of transfer requests doesn't agree with the number of transfers. For details, see the description of the DMA request bit.



#### SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Item	Specification
No. of channels	2 (cycle steal method)
Transfer memory space	<ul> <li>From any address in the 1M bytes space to a fixed address</li> </ul>
	<ul> <li>From a fixed address to any address in the 1M bytes space</li> </ul>
	<ul> <li>From a fixed address to a fixed address</li> </ul>
	(Note that DMA-related registers [002016 to 003F16] cannot be accessed)
Maximum No. of bytes transferred	128K bytes (with 16-bit transfers) or 64K bytes (with 8-bit transfers)
DMA request factors (Note)	Falling edge or both edge of pin INTo
	Falling edge of pin INT1
	Timer A0 to timer A4 interrupt requests
	Timer B0 to timer B2 interrupt requests
	UART0 transmission and reception interrupt requests
	UART2 transmission and reception interrupt requests
	Multi-master I <sup>2</sup> C-BUS interface 0 interrupt request
	Multi-master I <sup>2</sup> C-BUS interface 1 interrupt request
	· · ·
	A-D conversion interrupt request
	OSD1 and OSD2 interrupt requests
	Data slicer interrupt request
	Vsync interrupt request
<b>2</b>	Software triggers
Channel priority	DMA0 takes precedence if DMA0 and DMA1 requests are generated simultaneousl
Transfer unit	8 bits or 16 bits
Transfer address direction	forward/fixed (forward direction cannot be specified for both source and
	destination simultaneously)
Transfer mode	Single transfer mode
	After the transfer counter underflows, the DMA enable bit turns to "0", and the
	DMAC turns inactive
	Repeat transfer mode
	After the transfer counter underflows, the value of the transfer counter reload
	register is reloaded to the transfer counter.
	The DMAC remains active unless a "0" is written to the DMA enable bit.
DMA interrupt request generation timing	When an underflow occurs in the transfer counter
Active	When the DMA enable bit is set to "1", the DMAC is active.
	When the DMAC is active, data transfer starts every time a DMA transfer request signal occurs
Inactive	When the DMA enable bit is set to "0", the DMAC is inactive.
	<ul> <li>After the transfer counter underflows in single transfer mode</li> </ul>
Forward address pointer and	At the time of starting data transfer immediately after turning the DMAC active
reload timing for transfer counter	the value of one of source pointer and destination pointer - the one specified fo
	the forward direction - is reloaded to the forward direction address pointer, and
	the value of the transfer counter reload register is reloaded to the transfer counter
Writing to register	Registers specified for forward direction transfer are always write enabled.
	Registers specified for fixed address transfer are write-enabled when the DMA enable bit is "0"
Reading the register	Can be read at any time.
<u> </u>	However, when the DMA enable bit is "1", reading the register set up as the
	forward register is the same as reading the value of the forward address pointer
	a to any interrupt DMA transfer is affected paither by the interrupt apph

### Table 2.9.1 DMAC specifications

**Note:** DMA transfer is not effective to any interrupt. DMA transfer is affected neither by the interrupt enable flag (I flag) nor by the interrupt priority level.



b7 b6 b5 b4 b3 b2 b1 b0	Symbol DM0SL	Addres 03B81		
	Bit symbol	Bit name	Function	RV
	DSEL0	DMA request cause select bit	b3 b2 b1 b0 0 0 0 0 : Falling edge of INTo pin 0 0 0 1 : Software trigger 0 0 1 0 : Timer A0 0 0 1 1 : Timer A1	0 0
	DSEL1		0 1 0 0 : Timer A2 0 1 0 1 : Timer A3 0 1 1 0 : Timer A4 (DMS = 0) /two edges of INTo pin (DMS=1) 0 1 1 1 : Timer B0 (DMS = 0) /OSD1 (DMS=1)	0 0
	DSEL2		1 0 0 0 : Timer B1 (DMS = 0) /OSD2 (DMS=1) 1 0 0 1 : Timer B2 (DMS = 0) /Multi-master I <sup>2</sup> C-BUS interface 0 (DMS=1)	0 0
	DSEL3		1 0 1 0 : UART0 transmit 1 0 1 1 : UART0 receive 1 1 0 0 : UART2 transmit 1 1 0 1 : UART2 receive 1 1 1 0 : A-D conversion 1 1 1 1 : Data slicer	0 0
	Nothing is assigned. In an attempt to write to these bits, write "0." The value, if read, turns out to be "0."			
L	DMS	DMA request cause expansion bit	0 : Normal 1 : Expanded cause	0
	DSR	Software DMA request bit	If software trigger is selected, a DMA request is generated by setting this bit to "1" (When read, the value of this bit is always "0")	0 0

Figure 2.9.2 DMA0 request cause select register






Figure 2.9.3 DMA1 request cause select register





Figure 2.9.4 DMAi control register (i = 0, 1)








Figure 2.9.6 DMAi destination pointer (i = 0, 1)




Figure 2.9.7 DMAi transfer counter (i = 0, 1)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.9.1 Transfer Cycle

The transfer cycle consists of the bus cycle in which data is read from memory or from the SFR area (source read) and the bus cycle in which the data is written to memory or to the SFR area (destination write). The number of read and write bus cycles depends on the source and destination addresses. Also, the bus cycle itself is longer when software waits are inserted.

#### (1) Effect of source and destination addresses

When 16-bit data is transferred on a 16-bit data bus, and the source and destination both start at odd addresses, there are one more source read cycle and destination write cycle than when the source and destination both start at even addresses.

#### (2) Effect of software wait

When the SFR area or a memory area with a software wait is accessed, the number of cycles is increased for the wait by 1 bus cycle. The length of the cycle is determined by BCLK.

Figure 2.9.8 shows the example of the transfer cycles for a source read. For convenience, the destination write cycle is shown as one cycle and the source read cycles for the different conditions are shown. In reality, the destination write cycle is subject to the same conditions as the source read cycle, with the transfer cycle changing accordingly. When calculating the transfer cycle, remember to apply the respective conditions to both the destination write cycle and the source read cycle.



BCLK	
Address bus	CPU use Source Destination Dummy Cycle CPU use
RD signal	
 WR signal	
Data – bus	CPU use CPU use CPU use
-	
(2) 16-bit tra	nsfers and the source address is odd
BCLK	
Address – bus	CPU use Source + 1 Destination Dummy CPU use CPU use
RD signal	
 WR signal	
Data – bus	CPU use Source + 1 Destination CPU use CPU use
-	
(3) One wait	is inserted into the source read under the conditions in (1)
BCLK	
Address bus	CPU use Source Destination CPU use CPU use
RD signal	
 WR signal	
Data bus	CPU use Source Destination Dummy CPU use
(4) One wait	is inserted into the source read under the conditions in (2)
BCLK	
Address bus	CPU use Source Source + 1 CPU use CPU use
 RD signal	
 WR signal	
Data – bus	CPU use Source Source + 1 Dummy CPU use

Figure 2.9.8 Example of the transfer cycles for a source read



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.9.2 DMAC Transfer Cycles

Any combination of even or odd transfer read and write addresses is possible. Table 2.9.2 shows the number of DMAC transfer cycles.

The number of DMAC transfer cycles can be calculated as follows:

No. of transfer cycles per transfer unit = No. of read cycles X j + No. of write cycles X k

Table 2.9.2 No. of DMAC transfer cycles

			Single-chip mode	
Transfer unit	Bus width	Access address	No. of read cycles	No. of write cycles
8-bit transfers	16-bit	Even	1	1
(DMBIT= "1")		Odd	1	1
16-bit transfers	16-bit	Even	1	1
(DMBIT= "0")		Odd	2	2

#### Coefficient j, k

Internal memory				
Internal ROM/RAM	Internal ROM/RAM	SFR area		
		/OSD RAM		
No wait	With wait	No wait		
1	2	2		



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### 2.9.3 DMA Enable Bit

Setting the DMA enable bit to 1 makes the DMAC active. The DMAC carries out the following operations at the time data transfer starts immediately after DMAC is turned active.

- (1) Reloads the value of one of the source pointer and the destination pointer the one specified for the forward direction to the forward direction address pointer.
- (2) Reloads the value of the transfer counter reload register to the transfer counter.

Thus overwriting 1 to the DMA enable bit with the DMAC being active carries out the operations given above, so the DMAC operates again from the initial state at the instant 1 is overwritten to the DMA enable bit.

### 2.9.4 DMA Request Bit

The DMAC can generate a DMA transfer request signal triggered by a factor chosen in advance out of DMA request factors for each channel.

DMA request factors include the following.

\* Factors effected by using the interrupt request signals from the built-in peripheral functions and software DMA factors (internal factors) effected by a program.

\* External factors effected by utilizing the input from external interrupt signals.

For the selection of DMA request factors, see the descriptions of the DMAi factor selection register.

The DMA request bit turns to 1 if the DMA transfer request signal occurs regardless of the DMAC's state (regardless of whether the DMA enable bit is set 1 or to 0). It turns to 0 immediately before data transfer starts.

In addition, it can be set to 0 by use of a program, but cannot be set to 1.

There can be instances in which a change in DMA request factor selection bit causes the DMA request bit to turn to 1. So be sure to set the DMA request bit to 0 after the DMA request factor selection bit is changed.

The DMA request bit turns to 1 if a DMA transfer request signal occurs, and turns to 0 immediately before data transfer starts. If the DMAC is active, data transfer starts immediately, so the value of the DMA request bit, if read by use of a program, turns out to be 0 in most cases. To examine whether the DMAC is active, read the DMA enable bit.

Here follows the timing of changes in the DMA request bit.

#### (1) Internal factors

Except the DMA request factors triggered by software, the timing for the DMA request bit to turn to 1 due to an internal factor is the same as the timing for the interrupt request bit of the interrupt control register to turn to 1 due to several factors.

Turning the DMA request bit to 1 due to an internal factor is timed to be effected immediately before the transfer starts.

#### (2) External factors

An external factor is a factor caused to occur by the leading edge of input from the INTi pin (i depends on which DMAC channel is used).

Selecting the INTi pins as external factors using the DMA request factor selection bit causes input from these pins to become the DMA transfer request signals.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER


The timing for the DMA request bit to turn to 1 when an external factor is selected synchronizes with the signal's edge applicable to the function specified by the DMA request factor selection bit (synchronizes with the trailing edge of the input signal to each INTi pin, for example).

With an external factor selected, the DMA request bit is timed to turn to 0 immediately before data transfer starts similarly to the state in which an internal factor is selected.

#### (3) The priorities of channels and DMA transfer timing

If a DMA transfer request signal falls on a single sampling cycle (a sampling cycle means one period from the leading edge to the trailing edge of BCLK), the DMA request bits of applicable channels concurrently turn to 1. If the channels are active at that moment, DMA0 is given a high priority to start data transfer. When DMA0 finishes data transfer, it gives the bus right to the CPU. When the CPU finishes single bus access, then DMA1 starts data transfer and gives the bus right to the CPU. Figure 2.9.9 illustrates these operations.

An example in which DMA transfer is carried out in minimum cycles at the time when DMA transfer request signals due to external factors concurrently occur.





SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### 2.10 Timer

There are eight 16-bit timers. These timers can be classified by function into timers A (five) and timers B (three). All these timers function independently. Figures 2.10.1 and 2.10.2 show the block diagram of timers.




Figure 2.10.1 Timer A block diagram






Figure 2.10.2 Timer B block diagram



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.10.1 Timer A

Figure 2.10.3 shows the block diagram of timer A. Figures 2.10.4 to 2.10.10 show the timer A-related registers.

Except the pulse output function, timers A0 through A4 all have the same function. Use the timer Ai mode register (i = 0 to 4) bits 0 and 1 to choose the desired mode.

Timer A has the four operation modes listed as follows:

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts a timer over flow.
- One-shot timer mode: The timer stops counting when the count reaches "000016".
- Pulse width modulation (PWM) mode: The timer outputs pulses of a given width.




Figure 2.10.3 Block diagram of timer A




Figure 2.10.4 Timer Ai mode register (i = 0 to 4)






Figure 2.10.5 Timer Ai register (i = 0 to 4)




Figure 2.10.6 Count start flag



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.10.7 Up/down flag

One-shot start flag	Symbol DNSF		When reset 00X000002	
	Bit symbol	Bit name	Function	RW
	TA0OS	Timer A0 one-shot start flag	1 : Timer start	00
	TA1OS	Timer A1 one-shot start flag	When read, the value is "0"	00
	TA2OS	Timer A2 one-shot start flag	-	00
	TA3OS	Timer A3 one-shot start flag		00
	TA4OS	Timer A4 one-shot start flag	-	00
	Nothing is ass This bit can ne	signed. either be set nor reset. When read,	, its content is indeterminate.	
	TA0TGL	Timer A0 event/trigger select bit	<sup>b7 b6</sup> 0 0 : Do not set	00
	TAOTGH		0 1 : TB2 overflow is selected 1 0 : TA4 overflow is selected 1 1 : TA1 overflow is selected	00

Figure 2.10.8 One-shot start flag



٦

b7 b6 b5 b4 b3 b2 b1 b0	Symbol TRGSR	Address 038316	When reset 0016	
	Bit symbol	Bit name	Function	RW
	TA1TGL	Timer A1 event/trigger select bit	0 0 : Do not set 0 1 : TB2 overflow is selected	oc
l l l l l l l l l l l l l l l l l l l	TA1TGH		1 0 : TA0 overflow is selected 1 1 : TA2 overflow is selected	0 0
	TA2TGL	Timer A2 event/trigger select bit	b3 b2 0 0 : Do not set 0 1 : TB2 overflow is selected	oc
	TA2TGH		1 0 : TA1 overflow is selected 1 1 : TA3 overflow is selected	oc
	TA3TGL	Timer A3 event/trigger select bit	0 0 : Do not set 0 1 : TB2 overflow is selected	oc
<u> </u>	TA3TGH		1 0 : TA2 overflow is selected 1 1 : TA4 overflow is selected	оc
l	TA4TGL	Timer A4 event/trigger select bit	<sup>b7 b6</sup> 0 0 : Do not set 0 1 : TB2 overflow is selected	00
l	TA4TGH		1 0 : TA3 overflow is selected 1 1 : TA0 overflow is selected	oc

Figure 2.10.9 Trigger select register

Reserved register 6	Symbol INVC6	Address 038116	When reset 0XXXXXX2		
	Bit symbol	Bit name		Function	RW
	Nothing is assigned In an attempt to w		"0." The value, if read,	turns out to be indeten	minate.
	Reserved bit		Must always	s be set to "0."	00

Figure 2.10.10 Reserved register 6



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### (1) Timer mode

In this mode, the timer counts an internally generated count source. (See Table 2.10.1.) Figure 2.10.11 shows the timer Ai mode register in timer mode.

Table 2.10.1	Specifications of	f timer mode
--------------	-------------------	--------------

Item	Specification			
Count source	f1, f8, f32			
Count operation	Down count			
	• When the timer underflows, it reloads the reload register contents before continuing counting			
Divide ratio	1/(n+1) n : Set value			
Count start condition	Count start flag is set (= 1)			
Count stop condition	Count start flag is reset (= 0)			
Interrupt request generation timing	When the timer underflows			
TA2out/TA3out pin function	Programmable I/O port or pulse output			
Read from timer	Count value can be read out by reading timer Ai register			
Write to timer	When counting stopped			
	When a value is written to timer Ai register, it is written to both reload register and counter			
	When counting in progress			
	When a value is written to timer Ai register, it is written to only reload register			
	(Transferred to counter at next reload time)			
Select function	Pulse output function			
	Each time the timer underflows, the TAiout pin's polarity is reversed			




Figure 2.10.11 Timer Ai mode register in timer mode (i = 0 to 4)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### (2) Event counter mode

In this mode, the timer counts an internal timer's overflow.

#### Table 2.10.2 Timer specifications in event counter mode

Item	Specification			
Count source	<ul> <li>TB2 overflow, TAj overflow, TAk overflow</li> </ul>			
Count operation	<ul> <li>Up count or down count can be selected by external signal or software</li> </ul>			
	• When the timer overflows or underflows, it reloads the reload register contents			
	before continuing counting (Note)			
Divide ratio	1/ (FFFF16 - n + 1) for up count			
	1/ (n + 1) for down count n : Set value			
Count start condition	Count start flag is set (= 1)			
Count stop condition	Count start flag is reset (= 0)			
Interrupt request generation timing	The timer overflows or underflows			
TA2OUT/TA3OUT pin function	Programmable I/O port, pulse output, or up/down count select input			
Read from timer	Count value can be read out by reading timer Ai register			
Write to timer	When counting stopped			
	When a value is written to timer Ai register, it is written to both reload register and counter			
	<ul> <li>When counting in progress</li> </ul>			
	When a value is written to timer Ai register, it is written to only reload register			
	(Transferred to counter at next reload time)			
Select function	Free-run count function			
	Even when the timer overflows or underflows, the reload register content is not reloaded to it			
	Pulse output function			
	Each time the timer overflows or underflows, the TAiOUT pin's polarity is reversed			

**Note:** This does not apply when the free-run function is selected.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

or         b6         b5         b4         b3         b2         b1         b0           0         0         0         0         1	Symbol	Address TAiMR(i = 0 to 4) 0016	When reset 039616 to 039A16		
	Bit symbol	Bit name	Function	R	۷
	TMOD0 TMOD1	Operation mode select bit	0 1 : Event counter mode (Note 1)	0	· ·
	MR0	Pulse output function select bit	0 : Pulse is not output (TA2o∪T/TA3o∪T pin is a normal port pin) 1 : Pulse is output (Note 2) (TA2o∪T/TA3o∪T pin is a pulse output pin)	0	
	Reserved bit		Must always be set to "0"	0	¢
	MR2	Up/down switching cause select bit	0 : Up/down flag's content 1 : TA2out/TA3out pin's input signal (Notes 3, 4)	0	1.0
	MR3	0 : (Must always be set to "0	" in event counter mode)	0	C
·	TCK0	Count operation type select bit	0 : Reload type 1 : Free-run type	0	C
	Reserved bit		Must always be set to "0"	0	C
٩	sele 2: The are 3: This 4: Who the	ect bit (addresses 038216 a e settings of the correspond invalid. s bit of TAiMR (i = 0, 1, 4) en an "L" signal is input to	ding port register and port direction register must always be set to "0." the input signal from TA2OUT/TA3OUT pin Vhen "H," the upcount is activated. Set th	er	

Figure 2.10.12 Timer Ai mode register in event counter mode (i = 0 to 4)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### (3) One-shot timer mode

In this mode, the timer operates only once. (See Table 2.10.3.) When a trigger occurs, the timer starts up and continues operating for a given period. Figure 2.10.13 shows the timer Ai mode register in one-shot timer mode.

Table 2.10.3	Timer specifications in one-shot timer mode
--------------	---

Item	Specification	
Count source	f1, f8, f32	
Count operation	The timer counts down	
	• When the count reaches 000016, the timer stops counting after reloading a new count	
	• If a trigger occurs when counting, the timer reloads a new count and restarts counting	
Divide ratio	1/n n : Set value	
Count start condition	The timer overflows	
	• The one-shot start flag is set (= 1)	
Count stop condition	• A new count is reloaded after the count has reached 000016	
	• The count start flag is reset (= 0)	
Interrupt request generation timing	g The count reaches 000016	
TA2OUT/TA3OUT pin function	Programmable I/O port or pulse output	
Read from timer	When timer Ai register is read, it indicates an indeterminate value	
Write to timer	When counting stopped	
	When a value is written to timer Ai register, it is written to both reload register and	
	counter	
	When counting in progress	
	When a value is written to timer Ai register, it is written to only reload register	
	(Transferred to counter at next reload time)	




Figure 2.10.13 Timer Ai mode register in one-shot timer mode (i = 0 to 4)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### (4) Pulse width modulation (PWM) mode

In this mode, the timer outputs pulses of a given width in succession. (See Table 2.10.4.) In this mode, the counter functions as either a 16-bit pulse width modulator or an 8-bit pulse width modulator. Figure 2.10.14 shows the timer Ai mode register in pulse width modulation mode. Figure 2.10.15 shows the example of how an 8-bit pulse width modulator operates.

Item	Specification		
Count source	f1, f8, f32		
Count operation	The timer counts down (operating as an 8-bit or a 16-bit pulse width modulator)		
	• The timer reloads a new count at a rising edge of PWM pulse and continues counting		
	<ul> <li>The timer is not affected by a trigger that occurs when counting</li> </ul>		
16-bit PWM	High level width n / fi n : Set value		
	Cycle time (2 <sup>16</sup> -1) / fi fixed		
8-bit PWM	• High level width n X (m+1) / fi n : values set to timer Ai register's high-order address		
	• Cycle time (2 <sup>8</sup> -1) X (m+1) / fi m : values set to timer Ai register's low-order address		
Count start condition	The timer overflows		
	<ul> <li>The count start flag is set (= 1)</li> </ul>		
Count stop condition	<ul> <li>The count start flag is reset (= 0)</li> </ul>		
Interrupt request generation timing	PWM pulse goes "L"		
TA2OUT/TA3OUT pin function	Pulse output		
Read from timer	When timer Ai register is read, it indicates an indeterminate value		
Write to timer	When counting stopped		
	When a value is written to timer Ai register, it is written to both reload register and		
	counter		
	When counting in progress		
	When a value is written to timer Ai register, it is written to only reload register		
	(Transferred to counter at next reload time)		

Table 2.10.4	Timer specifications in pul	Ise width modulation mode
--------------	-----------------------------	---------------------------




Figure 2.10.14 Timer Ai mode register in pulse width modulation mode (i = 2 and 3)






Figure 2.10.15 Example of how an 8-bit pulse width modulator operates



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER


#### 2.10.2 Timer B


Figure 2.10.17 shows the block diagram of timer B. Figures 2.10.17 and 2.10.20 show the timer B-related registers.

Use the timer Bi mode register (i = 0 to 2) bits 0 and 1 to choose the desired mode.

Timer B has three operation modes listed as follows:

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external source or a timer overflow.
- Pulse period/pulse width measuring mode: The timer measures an external signal's pulse period or pulse width.











Figure 2.10.17 Timer Bi mode register (i = 0 to 2)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER







#### Figure 2.10.19 Count start flag




Figure 2.10.20 Reserved register

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### (1) Timer mode

In this mode, the timer counts an internally generated count source. (See Table 2.10.5) Figure 2.10.21 shows the timer Bi mode register in timer mode.

Table 2.10.5	Timer specifications in timer mode
--------------	------------------------------------

Item	Specification
Count source	f1, f8, f32
Count operation	Counts down
	• When the timer underflows, it reloads the reload register contents before continuing
	counting
Divide ratio	1/(n+1) n : Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	The timer underflows
TB0IN pin function	Programmable I/O port
Read from timer	Count value is read out by reading timer Bi register
Write to timer	When counting stopped
	When a value is written to timer Bi register, it is written to both reload register and counter
	When counting in progress
	When a value is written to timer Bi register, it is written to only reload register
	(Transferred to counter at next reload time)




Figure 2.10.21 Timer Bi mode register in timer mode (i = 0 to 2)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### (2) Event counter mode

In this mode, the timer counts an external signal or an internal timer's overflow. (See Table 2.10.6) Figure 2.10.22 shows the timer Bi mode register in event counter mode.

Table 2.10.6	Timer	specifications	in	event	counter	mode
--------------	-------	----------------	----	-------	---------	------

Item	Specification
Count source	External signals input to TB0IN pin
	• Effective edge of count source can be a rising edge, a falling edge, or falling and
	rising edges as selected by software
Count operation	Counts down
	• When the timer underflows, it reloads the reload register contents before continuing
	counting
Divide ratio	1/(n+1) n : Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	The timer underflows
TB0IN pin function	Count source input
Read from timer	Count value can be read out by reading timer Bi register
Write to timer	When counting stopped
	When a value is written to timer Bi register, it is written to both reload register and counter
	When counting in progress
	When a value is written to timer Bi register, it is written to only reload register
	(Transferred to counter at next reload time)




Figure 2.10.22 Timer Bi mode register in event counter mode (i = 0 to 2)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### (3) Pulse period/pulse width measurement mode

In this mode, the timer measures the pulse period or pulse width of an external signal. (See Table 2.10.7) Figure 2.10.23 shows the timer B0 mode register in pulse period/pulse width measurement mode. Figure 2.10.24 shows the operation timing when measuring a pulse period. Figure 2.10.25 shows the operation timing when measuring a pulse period.

Table 2.10.7	' Timer specifications in pulse period/pulse width measurement mode
--------------	---

Item	Specification
Count source	f1, f8, f32
Count operation	• Up count
	• Counter value "000016" is transferred to reload register at measurement pulse's
	effective edge and the timer continues counting
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	When measurement pulse's effective edge is input (Note 1)
	• When an overflow occurs. (Simultaneously, the timer Bi overflow flag changes to "1".
	The timer B0 overflow flag changes to "0" when the count start flag is "1" and a value
	is written to the timer B0 mode register.)
TB0IN pin function	Measurement pulse input
Read from timer	When timer B0 register is read, it indicates the reload register's content
	(measurement result) (Note 2)
Write to timer	Cannot be written to

Notes 1: An interrupt request is not generated when the first effective edge is input after the timer has started counting.2: The value read out from the timer B0 register is indeterminate until the second effective edge is input after the timer.




Figure 2.10.23 Timer B0 mode register in pulse period/pulse width measurement mode



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Count source		$\mathbb{T}$
Measurement pulse	"H" "L" Transfer (indeterminate value) Transfer (measured value)	
Reload register ←cour transfer timing		lote 2)
Timing at which counte reaches "000016"	íííííí	
Count start flag	"1" "0"	
Timer B0 interrupt request bit	"1" "0"	
Timer B0 overflow flag	Cleared to "0" when interrupt request is accepted, or cleared by su "1" "0"	oftwar

Figure 2.10.24 Operation timing when measuring a pulse period

Count source	
Measurement pulse	"L" Transfer Transfer
Reload register ← cour transfer timing	
Timing at which counter reaches "000016"	er(Note 1)(Note 1)(Note 1)(Note 1)(Note 2)
Count start flag	"1" "0"
Timer B0 interrupt request bit	"1" "0"
Timer B0 overflow flag	Cleared to "0" when interrupt request is accepted, or cleared by software.
	is initialized at completion of measurement. as overflowed.

Figure 2.10.25 Operation timing when measuring a pulse width

Г






Figure 2.10.26 Reserved register i (i = 0 to 2, 5)




Figure 2.10.27 Reserved register i (i = 3 and 4)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### (4) TB0IN noise filter

The input signal of pin TB0IN has the noise filter. The ON/OFF of noise filter and selection of filter clock are set by bits 2 to 4 of the peripheral mode register.

**Note:** When using the noise filter, set bit 7 of the peripheral mode register according to the main clock frequency.

7 b6 b5 b4 b3 b2 b1 b0	Symbol PM	Address 027D16	When reset 0XX000002		
	Bit symbol	Bit name	Function	R	W
	BSEL0	I <sup>2</sup> C-BUS interface port selection bits	0 0 : None 0 1 : SCL1, SDA1	0	0
	BSEL1		1 0 : SCL2, SDA2 1 1 : SCL1 and SDA1, SCL2 and SDA2	0	0
	WSEL0	Clock selection bits of TB0IN noise filter (Note)	<ul> <li><sup>b3 b2</sup></li> <li>0 0 : 0.25 μs (removed bus width: max 0.75 μs)</li> <li>0 1 : 8 μs (removed bus width: max 24 μs)</li> </ul>	0	0
· · · · · · · · · · · · · · · · · · ·	WSEL1		1 0 : 16 μs (removed bus width: max 48 μs) 1 1 : 32 μs (removed bus width: max 96 μs)	0	0
	NFON	ON/OFF selection bit of TB0IN pin noise filter	0 : Noise filter OFF 1 : Noise filter ON	0	0
	Nothing is as In an attempt indeterminate	to write to this bit, write "0."	The value, if read, turns out to be	_	_
	SSCK	Main clock frequency selection bit	0 : f(XIN) = 10 MHz 1 : f(XIN) = 16 MHz	0	0

Figure 2.10.28 Peripheral mode register



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### 2.11 Serial I/O

Serial I/O is configured as 4 unites: UART0, UART2, multi-master I<sup>2</sup>C-BUS interface 0, and multi-master I<sup>2</sup>C-BUS interface 1.

#### 2.11.1 UART0 and UART2

UART0 and UART2 each have an exclusive timer to generate a transfer clock, so they operate independently of each other.

Figure 2.11.1 shows the block diagram of UART0 and UART2. Figures 2.11.2 and 2.11.3 show the block diagram of the transmit/receive unit.

UARTi (i = 0 and 2) has two operation modes: a clock synchronous serial I/O mode and a clock asynchronous serial I/O mode (UART mode). The contents of the serial I/O mode select bits (bits 0 to 2 at addresses 03A016 and 037816) determine whether UARTi is used as a clock synchronous serial I/O or as a UART. Although a few functions are different, UART0 and UART2 have almost the same functions.

UART0 and UART2 are almost equal in their functions with minor exceptions. UART2, in particular, is compliant with the SIM interface. It also has the bus collision detection function that generates an interrupt request if the TxD pin and the RxD pin are different in level.

Table 2.11.1 shows the comparison of functions of UART0 and UART2, and Figures 2.11.4 to 2.11.14 show the registers related to UARTi.

Function	UART0	UART2
CLK polarity selection	Possible (Note 1)	Possible (Note 1)
LSB first / MSB first selection	Possible (Note 1)	Possible (Note 2)
Continuous receive mode selection	Possible (Note 1)	Possible (Note 1)
Transfer clock output from multiple pins selection	Impossible	Impossible
Serial data logic switch	Impossible	Possible (Note 4)
Sleep mode selection	Possible (Note 3)	Impossible
TxD, RxD I/O polarity switch	Impossible	Possible
TxD, RxD port output format	CMOS output	N-channel open-drain output
Parity error signal output	Impossible	Possible (Note 4)
Bus collision detection	Impossible	Possible

#### Table 2.11.1 Comparison of functions of UART0 and UART2

Notes 1: Only when clock synchronous serial I/O mode.

2: Only when clock synchronous serial I/O mode and 8-bit UART mode.

- **3:** Only when UART mode.
- **4:** Using for SIM interface.






Figure 2.11.1 Block diagram of UARTi (i = 0 and 2)






Figure 2.11.2 Block diagram of UART0 transmit/receive unit



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER





Figure 2.11.3 Block diagram of UART2 transmit/receive unit



Rev. 1.0








Figure 2.11.5 UARTi receive buffer register (i = 0 and 2)





Figure 2.11.6 UARTi bit rate generator (i = 0 and 2)



b7 b6 b5	5 b4 b3 b2 b1 b0		Symbol Addree U0MR 03A0			
		Bit symbol	Bit name	Function (During clock synchronous serial I/O mode)	Function (During UART mode)	R W
		SMD0	Serial I/O mode select bit	Must be fixed to 001	<sup>b2 b1 b0</sup> 1 0 0 : Transfer data 7 bits long 1 0 1 : Transfer data 8 bits long	oc
		SMD1 SMD1 SMD1 110 : Inhibited 110 : Tran	1 1 0 : Transfer data 9 bits long 0 0 0 : Serial I/O invalid 0 1 0 : Inhibited	00		
		SMD2			0 1 1 : Inhibited 1 1 1 : Inhibited	00
		CKDIR	Internal/external clock select bit	0 : Internal clock 1 : External clock	0 : Internal clock 1 : External clock	00
	<u>.</u>	STPS	Stop bit length select bit	Invalid	0 : One stop bit 1 : Two stop bits	00
		PRY	Odd/even parity select bit	Invalid	Valid when bit 6 = "1" 0 : Odd parity 1 : Even parity	0 0
<u> </u>		PRYE	Parity enable bit	Invalid	0 : Parity disabled 1 : Parity enabled	oc
l		SLEP	Sleep select bit	Must always be "0"	0 : Sleep mode deselected 1 : Sleep mode selected	oc






Figure 2.11.8 UART2 transmit/receive mode register



		Symbol Addre U0C0 03A4				
	Bit symbol	Bit name	Function (During clock synchronous serial I/O mode)	Function (During UART mode)	R	٧
	CLK0	BRG count source select bit	0 0 : f1 is selected 0 1 : f8 is selected	0 0 : f1 is selected 0 1 : f8 is selected	0	
	CLK1		1 0 : f32 is selected 1 1 : Inhibited	1 0 : f32 is selected 1 1 : Inhibited	0	0
	Reserve	ed bit	Must always be set to "0"	Must always be set to "0"	0	(
	TXEPT	Transmit register empty flag	0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed)	<ul> <li>0 : Data present in transmit register (during transmission)</li> <li>1 : No data present in transmit register (transmission completed)</li> </ul>	0	
	Reserve	ed bit	Must always be set to "1"	Must always be set to "1"	0	C
	NCH	Data output select bit	0 : TXDi pin is CMOS output 1 : TXDi pin is N-channel open-drain output	0: TXDi pin is CMOS output 1: TXDi pin is N-channel open-drain output	0	
	CKPOL	CLK polarity select bit	<ul> <li>0 : Transmit data is output at falling edge of transfer clock and receive data is input at rising edge</li> <li>1 : Transmit data is output at rising edge of transfer clock and receive data is input at falling edge</li> </ul>	Must always be set to "0"	0	. (
[	UFORM	Transfer format select bit	0 : LSB first 1 : MSB first	Must always be set to "0"	0	

Figure 2.11.9	UART0 transmit/receive of	control register 0
---------------	---------------------------	--------------------



1 0		Symbol Addre U2C0 037C				
	Bit symbol	Bit name	Function (During clock synchronous serial I/O mode)	Function (During UART mode)	R	w
· · · · · · · · · · · · · · · · · · ·	CLK0 CLK1	BRG count source select bit	bt b0 0 0 : f1 is selected 0 1 : f8 is selected 1 0 : f32 is selected 1 1 : Inhibited	0 0 : f1 is selected 0 1 : f8 is selected 1 0 : f32 is selected 1 1 : Inhibited	-	0
	Reserve	d bit	Must always be set to "0"	Must always be set to "0"	0	0
	TXEPT	Transmit register empty flag	<ul> <li>0 : Data present in transmit register (during transmission)</li> <li>1 : No data present in transmit register (transmission completed)</li> </ul>	<ul> <li>0 : Data present in transmit register (during transmission)</li> <li>1 : No data present in transmit register (transmission completed)</li> </ul>	0	×
	Reserve	d bit	Must always be set to "1"	Must always be set to "1"	0	0
		s assigned. empt to write to this bit, wri	l te "0." The value, if read, turns	out to be "0."	-	
	CKPOL	CLK polarity select bit	<ul> <li>0: Transmit data is output at falling edge of transfer clock and receive data is input at rising edge</li> <li>1: Transmit data is output at rising edge of transfer clock and receive data is input at falling edge</li> </ul>	Must always be set to "0"	0	0
	UFORM	Transfer format select bit (Note 3)	0 : LSB first 1 : MSB first	0 : LSB first 1 : MSB first	0	0

Figure 2.11.10 UART2 transmit/receive control register 0






Figure 2.11.11 UART0 transmit/receive control register 1




Figure 2.11.12 UART2 transmit/receive control register 1




Figure 2.11.13 UART transmit/receive control register 2




Figure 2.11.14 UART2 special mode register



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### 2.11.2 Clock Synchronous Serial I/O Mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Tables 2.11.2 and 2.11.3 list the specifications of the clock synchronous serial I/O mode. Figures 2.11.15 and 2.11.16 show the UARTi transmit/receive mode register in clock synchronous serial I/O mode.

Table 2.11.2	Specifications of cloc	k synchronous seria	al I/O mode (1)
--------------	------------------------	---------------------	-----------------

Item	Specification
Transfer data format	Transfer data length: 8 bits
Transfer clock	• When internal clock is selected (bit 3 at addresses 03A016, 037816 = "0") :
	fi/ 2(n+1) (Note 1) fi = f1, f8, f32
	• When external clock is selected (bit 3 at addresses 03A016, 037816 = "1") :
	Input from CLKi pin
Transmission start condition	• To start transmission, the following requirements must be met:
	– Transmit enable bit (bit 0 at addresses 03A516, 037D16) = "1"
	<ul> <li>Transmit buffer empty flag (bit 1 at addresses 03A516, 037D16) = "0"</li> </ul>
	• Furthermore, if external clock is selected, the following requirements must
	also be met:
	– CLKi polarity select bit (bit 6 at addresses 03A416, 037C16) = "0":
	CLKi input level = "H"
	- CLKi polarity select bit (bit 6 at addresses 03A416, 037C16) = "1":
	CLKi input level = "L"
Reception start condition	• To start reception, the following requirements must be met:
	– Receive enable bit (bit 2 at addresses 03A516, 037D16) = "1"
	– Transmit enable bit (bit 0 at addresses 03A516, 037D16) = "1"
	- Transmit buffer empty flag (bit 1 at addresses 03A516, 037D16) = "0"
	• Furthermore, if external clock is selected, the following requirements must
	also be met:
	– CLKi polarity select bit (bit 6 at addresses 03A416, 037C16) = "0":
	CLKi input level = "H"
	- CLKi polarity select bit (bit 6 at addresses 03A416, 037C16) = "1":
	CLKi input level = "L"
Interrupt request	When transmitting
generation timing	- Transmit interrupt cause select bit (bit 0 at address 03B016, bit 4 at
	address 037D16) = "0": Interrupts requested when data transfer from UARTi
	transfer buffer register to UARTi transmit register is completed
	<ul> <li>Transmit interrupt cause select bit (bit 0 at address 03B016, bit 4 at</li> </ul>
	address 037D16) = "1": Interrupts requested when data transmission from
	UARTi transfer register is completed
	When receiving
	- Interrupts requested when data transfer from UARTi receive register to
	UARTi receive buffer register is completed
Error detection	Overrun error (Note 2)
	This error occurs when the next data is ready before contents of UARTi
	receive buffer register are read out



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER


Item	Specification
Select function	CLK polarity selection
	Whether transmit data is output/input at the rising edge or falling edge of the
	transfer clock can be selected
	LSB first/MSB first selection
	Whether transmission/reception begins with bit 0 or bit 7 can be selected
	Continuous receive mode selection
	Reception is enabled simultaneously by a read from the receive buffer register
	Switching serial data logic (UART2)
	Whether to reverse data in writing to the transmission buffer register or
	reading the reception buffer register can be selected.
	• TxD, RxD I/O polarity reverse (UART2)
	This function is reversing TxD port output and RxD port input. All I/O data
	level is reversed.

#### Table 2.11.3 Specifications of clock synchronous serial I/O mode (2)


Notes 1: "n" denotes the value 0016 to FF16 that is set to the UART bit rate generator.


2: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit is not set to "1".













SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Table 2.11.4 lists the functions of the input/output pins during clock synchronous serial I/O mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a "H". (If the N-channel open-drain is selected, this pin is in floating state.)

Table 2.11.4 Input/output pin functions in clock synchronous serial I/O mode

Pin name	Function	Method of selection
TxDi (P63, P70)	Serial data output	(Outputs dummy data when performing reception only)
RxDi (P62, P71)	Serial data input	Port P62 and P71 direction register (bits 2 at address 03EE 16, bit 1 at address 03EF 16)= "0" (Can be used as an input port when performing transmission only)
CLKi (P55, P72)	Transfer clock output	Internal/external clock select bit (bit 3 at address 03A0 16, 037816) = "0" Port P55 and P72 direction register (bit 5 at address 03EB 16, bit 2 at address 03EF 16) = "0"
	Transfer clock input	Internal/external clock select bit (bit 3 at address 03A0 16, 037816) = "1" Port P55 and P72 direction register (bit 5 at address 03EB 16, bit 2 at address 03EF 16) = "0"






Figure 2.11.17 Typical transmit/receive timings in clock synchronous serial I/O mode

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### (1) Polarity select function

As shown in Figure 2.11.18, the CLK polarity select bit (bit 6 at addresses 03A416, 037C16) allows selection of the polarity of the transfer clock.

<ul> <li>When CLK polarity select bit = "0"</li> </ul>	
CLKi	<b>Note 1:</b> The CLK pin level when not transferring data is "H".
<ul> <li>When CLK polarity select bit = "1"</li> </ul>	
CLKi D0 X D1 X D2 X D3 X D4 X D5 X D6 X D7	Note 2: The CLK pin level when not transferring data is "L".

# Figure 2.11.18 Polarity of transfer clock

#### (2) LSB first/MSB first select function

As shown in Figure 2.11.19, when the transfer format select bit (bit 7 at addresses 03A416, 037C16) = "0", the transfer format is "LSB first"; when the bit = "1", the transfer format is "MSB first".

CLKi	
TXDi	$ \underbrace{D0 \times D1 \times D2 \times D3 \times D4 \times D5 \times D6 \times D7}_{LSB first} $
RXDi	$ \begin{array}{c} \hline \\ \hline $
When	ransfer format select bit = "1"
CLKi	
TXDi	<u> </u>
RXDi	$\frac{1}{100} \text{ MSB IIIst}$
	<b>Note:</b> This applies when the CLK polarity select bit = "(

Figure 2.11.19 Transfer format

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### (3) Continuous receive mode

If the continuous receive mode enable bit (bits 2 at address 03B016, bit 5 at address 037D16) is set to "1", the unit is placed in continuous receive mode. In this mode, when the receive buffer register is read out, the unit simultaneously goes to a receive enable state without having to set dummy data to the transmit buffer register back again.

#### (4) Serial data logic switch function (UART2)

When the data logic select bit (bit6 at address  $037D_{16}$ ) = "1", and writing to transmit buffer register or reading from receive buffer register, data is reversed. Figure 2.11.20 shows the example of serial data logic switch timing.




Figure 2.11.20 Serial data logic switch timing



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### 2.11.3 Clock Asynchronous Serial I/O (UART) Mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Tables 2.11.5 and 2.11.6 list the specifications of the UART mode. Figure 2.11.21 and 2.11.22 show the UARTi transmit/receive mode register in UART mode.

Item	Specification
Transfer data format	<ul> <li>Character bit (transfer data): 7 bits, 8 bits, or 9 bits as selected</li> </ul>
	Start bit: 1 bit
	<ul> <li>Parity bit: Odd, even, or nothing as selected</li> </ul>
	Stop bit: 1 bit or 2 bits as selected
Transfer clock	• When internal clock is selected (bit 3 at addresses 03A016, 037816 = "0") :
	fi/16(n+1) (Note 1) fi = f1, f8, f32
	<ul> <li>When external clock is selected (bit 3 at addresses 03A016, 037816 = "1"):</li> </ul>
	fEXT/16(n+1)(Note 1) (Note 2)
Transmission start condition	• To start transmission, the following requirements must be met:
	- Transmit enable bit (bit 0 at addresses 03A516, 037D16) = "1"
	- Transmit buffer empty flag (bit 1 at addresses 03A516, 037D16) = "0"
Reception start condition	<ul> <li>To start reception, the following requirements must be met:</li> </ul>
	- Receive enable bit (bit 2 at addresses 03A516, 037D16) = "1"
	- Start bit detection
Interrupt request	When transmitting
generation timing	- Transmit interrupt cause select bits (bits 0 at address 03B016, bit4 at
	address 037D16) = "0": Interrupts requested when data transfer from UARTi
	transfer buffer register to UARTi transmit register is completed
	- Transmit interrupt cause select bits (bits 0 at address 03B016, bit4 at
	address 037D16) = "1": Interrupts requested when data transmission from
	UARTi transfer register is completed
	When receiving
	- Interrupts requested when data transfer from UARTi receive register to
	UARTi receive buffer register is completed
Error detection	Overrun error (Note 3)
	This error occurs when the next data is ready before contents of UARTi
	receive buffer register are read out
	Framing error
	This error occurs when the number of stop bits set is not detected
	Parity error
	This error occurs when if parity is enabled, the number of 1's in parity and
	character bits does not match the number of 1's set
	• Error sum flag
	This flag is set (= 1) when any of the overrun, framing, and parity errors is
	encountered

#### Table 2.11.5 Specifications of UART Mode (1)



Rev. 1.0

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### Table 2.11.6 Specifications of UART Mode (2)

Item	Specification
Select function	Sleep mode selection (UART0)
	This mode is used to transfer data to and from one of multiple slave micro- computers
	Serial data logic switch (UART2)
	This function is reversing logic value of transferring data. Start bit, parity bit and stop bit are not reversed.
	• TxD, RxD I/O polarity switch
	This function is reversing TxD port output and RxD port input. All I/O data
	level is reversed.

Notes 1: 'n' denotes the value 0016 to FF16 that is set to the UARTi bit rate generator.

**2:** fEXT is input from the CLKi pin.

**3:** If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit is not set to "1".






Figure 2.11.21 UART0 transmit/receive mode register in UART mode




Figure 2.11.22 UART2 transmit/receive mode register in UART mode

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Table 2.11.7 lists the functions of the input/output pins during UART mode. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a "H". (If the N-channel open-drain is selected, this pin is in floating state.)

Table 2.11.7 Input/output pin functions in UART mode

Pin name	Function	Method of selection
TxDi (P63, P70)	Serial data output	
RxDi (P62, P71)	Serial data input	Port P62 and P71 direction register (bit 2 at address 03EE16, bit 1 at address 03EF16)= "0" (Can be used as an input port when performing transmission only)
CLKi (P55, P72)	Programmable input port	Internal/external clock select bit (bit 3 at address 03A016, 037816) = "0" Port P55 and P72 direction register (bit 5 at address 03EB16, bit 2 at address 03EF16) = "0"
	Transfer clock input	Internal/external clock select bit (bit 3 at address 03A016, 037816) = "1" Port P55 and P72 direction register (bit 5 at address 03EB16, bit 2 at address 03EF16) = "0"






Figure 2.11.23 Typical transmit/receive timings in UART mode




Figure 2.11.23 Typical transmit/receive timings in UART mode



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### (1) Sleep mode (UART0)

This mode is used to transfer data between specific microcomputers among multiple microcomputers connected using UART0. The sleep mode is selected when the sleep select bit (bit 7 at address 03A016) is set to "1" during reception. In this mode, the unit performs receive operation when the MSB of the received data = "1" and does not perform receive operation when the MSB = "0".

#### (2) Function for switching serial data logic (UART2)

When the data logic select bit (bit 6 of address 037D16) is assigned 1, data is inverted in writing to the transmission buffer register or reading the reception buffer register. Figure 2.11.24 shows the example of timing for switching serial data logic.

• When LSB	first, parity enabled, one stop bit
Transfer clock	
TxD2 (no reverse)	"H" ST / D0 / D1 / D2 / D3 / D4 / D5 / D6 / D7 / P / SP
TxD2 (reverse)	"H" <u>ST ( D0 ) D1 ) D2 ) D3 ) D4 ) D5 ) D6 ) D7 ) P</u> SP
	ST : Start bit P : Even parity SP : Stop bit

Figure 2.11.24 Timing for switching serial data logic

#### (3) TxD, RxD I/O polarity reverse function (UART2)

This function is to reverse TxD pin output and RxD pin input. The level of any data to be input or output (including the start bit, stop bit(s), and parity bit) is reversed. Set this function to "0" (not to reverse) for usual use.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### (4) Bus collision detection function and other functions (UART2)

This function is to sample the output level of the TxD pin and the input level of the RxD pin at the rising edge of the transfer clock; if their values are different, then an interrupt request occurs. Figure 2.11.26 shows the example of detection timing of a buss collision (in UART mode).

And also, bit 5 of the special UART2 mode register is used as the selection bit for auto clear function select bit of enable bit. Setting this bit to "1" automatically resets the transmit enable bit to "0" when "1" is set in the bus collision detection interrupt request bit (nonconformity) (refer to Figure 2.11.25).

Bit 6 of the special UART2 mode register is used as the transmit start condition select bit. Setting this bit to "1" starts the TxD transmission in synchronization with the falling edge of the RxD terminal (refer to Figure 2.11.26).




Figure 2.11.25 Detection timing of a bus collision (in UART mode)




Figure 2.11.26 Some other functions



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.11.4 Clock-asynchronous Serial I/O Mode (Compliant with the SIM Interface)

The SIM interface is used for connecting the microcomputer with a memory card I/C or the like; adding some extra settings in UART2 clock-asynchronous serial I/O mode allows the user to effect this function. Tables 2.11.8 and 2.11.9 show the specifications of clock-asynchronous serial I/O mode (compliant with the SIM interface).

Interface) (1	Specification				
Transfer data format	• Transfer data 8-bit UART mode (bit 2 through bit 0 of address 037816 = "1012")				
	• One stop bit (bit 4 of address 037816 = "0")				
	With the direct format chosen				
	Set parity to "even" (bit 5 and bit 6 of address 037816 = "1" and "1" respectively)				
	Set data logic to "direct" (bit 6 of address 037D16 = "0").				
	Set transfer format to LSB (bit 7 of address 037C16 = "0").				
	With the inverse format chosen				
	Set parity to "odd" (bit 5 and bit 6 of address 037816 = "0" and "1" respectively)				
	Set data logic to "inverse" (bit 6 of address 037D16 = "1")				
	Set transfer format to MSB (bit 7 of address 037C16 = "1")				
Transfer clock	• With the internal clock chosen (bit 3 of address 037816 = "0") :				
	fi / 16 (n + 1) (Note 1) : fi=f1, f8, f32				
	• With an external clock chosen (bit 3 of address 037816 = "1") :				
	fEXT / 16 (n+1) (Note 1) (Note 2)				
Other settings	<ul> <li>The sleep mode select function is not available for UART2</li> </ul>				
	<ul> <li>Set transmission interrupt factor to "transmission completed"</li> </ul>				
	(bit 4 of address 037D16 = "1")				
Transmission start condition	• To start transmission, the following requirements must be met:				
	- Transmit enable bit (bit 0 of address 037D16) = "1"				
	- Transmit buffer empty flag (bit 1 of address 037D16) = "0"				
Reception start condition	• To start reception, the following requirements must be met:				
	- Reception enable bit (bit 2 of address 037D16) = "1"				
	- Detection of a start bit				
Interrupt request	When transmitting				
generation timing	When data transmission from the UART2 transfer register is completed				
	(bit 4 of address 037D16 = "1")				
	When receiving				
	When data transfer from the UART2 receive register to the UART2 receive				
	buffer register is completed				

Table 2.11.8	Specifications of clock-asynchronous serial I/O mode (compliant with the SIM
	interface) (1)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

# Table 2.11.9 Specifications of clock-asynchronous serial I/O mode (compliant with the SIM interface) (2)

Item	Specification
Error detection	• Overrun error (see the specifications of clock-asynchronous serial I/O) (Note 3)
	• Framing error (see the specifications of clock-asynchronous serial I/O)
	• Parity error (see the specifications of clock-asynchronous serial I/O)
	- On the reception side, an "L" level is output from the TxD2 pin by use of the parity error
	signal output function (bit 7 of address 037D16 = "1") when a parity error is detected
	- On the transmission side, a parity error is detected by the level of input to
	the RxD2 pin when a transmission interrupt occurs
	• The error sum flag (see the specifications of clock-asynchronous serial I/O)

Notes 1: 'n' denotes the value 0016 to FF16 that is set to the UARTi bit rate generator.

**2:** fEXT is input from the CLK2 pin.

**3:** If an overrun error occurs, the UART2 receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit is not set to "1".






Figure 2.11.27 Typical transmit/receive timing in UART mode (compliant with the SIM interface)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### (1) Function for outputting a parity error signal

With the error signal output enable bit (bit 7 of address 037D16) assigned "1", you can output an "L" level from the TxD2 pin when a parity error is detected. In step with this function, the generation timing of a transmission completion interrupt changes to the detection timing of a parity error signal. Figure 2.11.28 shows the output timing of the parity error signal.

EOD IIISt	
Transfer clock	
RxD2	"H"
TxD2	"H" Hi-Z
Receive complete flag	"1" 
	ST : Start bit P : Even Parity SP : Stop bit

Figure 2.11.28 Output timing of the parity error signal

#### (2) Direct format/inverse format


Connecting the SIM card allows you to switch between direct format and inverse format. If you choose the direct format, D0 data is output from TxD2. If you choose the inverse format, D7 data is inverted and output from TxD2.


Figure 2.11.29 shows the SIM interface format.

Transfer clcck	
TxD2 (direct)	D0 X D1 X D2 X D3 X D4 X D5 X D6 X D7 X P
TxD2 (inverse)	
	P : Even parity

Figure 2.11.29 SIM interface format

Figure 2.11.30 shows the example of connecting the SIM interface. Connect TxD2 and RxD2 and apply pull-up.







SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.11.5 Serial Interface Ports

The I/O ports (P67, P70 to P72) function as I/O ports of UART2 and multi-master I<sup>2</sup>C-BUS interface 0 (refer to "2.11.6 Multi-master I<sup>2</sup>C-BUS interface i"). Set the connection between both serial interfaces and each port by bits 0 and 1 (BSEL0 and BSEL1) of the peripheral mode register (address 027D16) and bit 2 (FIICON) of the I<sup>2</sup>C0 port selection register (address 02E516).




Figure 2.11.31 Serial interface port control



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.11.6 Multi-master I<sup>2</sup>C-BUS Interface 0 and Multi-master I<sup>2</sup>C-BUS Interface 1

The multi-master I<sup>2</sup>C-BUS interface 0 and 1 have each dedicated circuit and operate independently. The multi-master I<sup>2</sup>C-BUS interface i is a serial communications circuit, conforming to the Philips I<sup>2</sup>C-BUS data transfer format. This interface i, offering both arbitration lost detection and a synchronous functions, is useful for the multi-master serial communications.

Figures 2.11.32 and Figure 2.11.33 show a block diagram of the multi-master  $I^2C$ -BUS interface i and Table 2.11.13 shows multi-master  $I^2C$ -BUS interface i functions.

This multi-master I<sup>2</sup>C-BUS interface i consists of the I<sup>2</sup>Ci address register, the I<sup>2</sup>Ci data shift register, the I<sup>2</sup>Ci clock control register, the I<sup>2</sup>Ci control register, the I<sup>2</sup>Ci status register, the I<sup>2</sup>Ci port selection register and other control circuits.

Item	Function
Format	In conformity with Philips I <sup>2</sup> C-BUS standard:
	10-bit addressing format
	7-bit addressing format
	High-speed clock mode
	Standard clock mode
Communication mode	In conformity with Philips I <sup>2</sup> C-BUS standard:
	Master transmission Master reception
	Slave transmission
	Slave reception
SCL clock frequencyn	16.1 kHz to 400 kHz (at BCLK = 10 MHz)

#### Table 2.11.13 Multi-master I<sup>2</sup>C-BUS Interface Functions

**Note :** We are not responsible for any third party's infringement of patent rights or other rights attributable to the use of the control function (bits 6 and 7 of the I<sup>2</sup>C control register at address 027D16) for connections between the I<sup>2</sup>C-BUS interface 0 and ports (SCL1, SCL2, SDA1, SDA2).






Fig. 2.11.32 Block Diagram of Multi-master I<sup>2</sup>C-BUS Interface 0






Fig. 2.11.33 Block Diagram of Multi-master I<sup>2</sup>C-BUS Interface 1



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### (1) I<sup>2</sup>Ci port selection register (i = 0, 1)

The I<sup>2</sup>Ci port selection register consists of bit to validate the multi-master I<sup>2</sup>C-BUS interface i function.

#### ■ Bit 2: Multi-master I<sup>2</sup>C-BUS interface valid bit (FIICON)

When this bit is "0," the multi-master  $I^2C$ -BUS interface i is nonactive; when "1," it is active. When selecting active, multi-master  $I^2C$ -BUS interface 0 is connected with the ports selected by bits 0 and 1 of the peripheral mode register (address 027D16) and multi-master  $I^2C$ -BUS interface 1 is connected with the ports P93 and P94.

**Note:** It needs 10-BCLK cycles from setting this bit to "1" to being active of multi-master I<sup>2</sup>C-BUS interface i. Accordingly, do not access multi-master I<sup>2</sup>C-BUS interface i-related registers in this period.

b7 b6 b5 b4 b3 b2 b1 b0	Symbol IIC0S IIC1S	2D 02E516	00??00002	
	Bit Symbol	Bit name	Function	R
	Reserved bits		Must always be set to "0"	_
	FIICON	Multi-master I <sup>2</sup> C-BUS interface valid bit	0 : Nonactive 1 : Active	0
	Reserved bits		Must always be set to "0"	-

Fig. 2.11.34  $I^2$ Ci port selection register (i = 0, 1)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### (2) $I^2Ci$ data shift register, $I^2Ci$ transmit buffer register (i = 0, 1)

The I<sup>2</sup>Ci data shift register is an 8-bit shift register to store receive data and write transmit data. When transmit data is written into this register, it is transferred to the outside from bit 7 in synchronization with the SCL clock, and each time one-bit data is output, the data of this register are shifted one bit to the left. When data is received, it is input to this register from bit 0 in synchronization with the SCL clock, and each time one-bit data of this register are shifted one bit to the left. When data is received, it is input to this register from bit 0 in synchronization with the SCL clock, and each time one-bit data is input, the data of this register are shifted one bit to the left. The I<sup>2</sup>Ci data shift register is in a write enable status only when the ESO bit of the I<sup>2</sup>Ci control register is "1." The bit counter is reset by a write instruction to the I<sup>2</sup>Ci data shift register. When both the ESO bit and the MST bit of the I<sup>2</sup>Ci status register are "1," the SCL is output by a write instruction to the I<sup>2</sup>Ci data shift register. Reading data from the I<sup>2</sup>Ci data shift register is always enabled regardless of the ESO bit value.

The I<sup>2</sup>Ci transmit buffer register is a register to store transmit data (slave address) to the I<sup>2</sup>Ci data shift register before RESTART condition generation. That is, in master, transmit data written to the I<sup>2</sup>Ci transmit buffer register is written to the I<sup>2</sup>Ci data shift register simultaneously. However, the SCL is not output. The I<sup>2</sup>Ci transmit buffer register can be written only when the ESO bit is "1," reading data from the I<sup>2</sup>Ci transmit buffer register is disabled regardless of the ESO bit value.

- **Notes 1:** To write data into the I<sup>2</sup>Ci data shift register or the I<sup>2</sup>Ci transmit buffer register after the MST bit value changes from "1" to "0" (slave mode), keep an interval of 20 BCLK or more.
  - **2:** To generate START/RESTART condition after the I<sup>2</sup>Ci data shift register or the I<sup>2</sup>Ci transmit buffer register is written, keep an interval of 2 BCLK or more.







Fig. 2.11.35  $I^2$ Ci data shift register (i = 0, 1)





SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### (3) $I^2Ci$ address register (i = 0, 1)

The I<sup>2</sup>Ci address register consists of a 7-bit slave address and a read/write bit. In the addressing mode, the slave address written in this register is compared with the address data to be received immediately after the START condition are detected.

#### ■ Bit 0: read/write bit (RBW)

Not used when comparing addresses, in the 7-bit addressing mode. In the 10-bit addressing mode, the first address data to be received is compared with the contents (SAD6 to SAD0 + RBW) of the  $I^2Ci$  address register.

The RBW bit is cleared to "0" automatically when the stop condition is detected.

#### ■ Bits 1 to 7: slave address (SAD0–SAD6)

These bits store slave addresses. Regardless of the 7-bit addressing mode and the 10-bit addressing mode, the address data transmitted from the master is compared with the contents of these bits.




Fig. 2.11.37  $I^2Ci$  address register (i = 0, 1)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### (4) I<sup>2</sup>Ci clock control register (i = 0, 1)

The I<sup>2</sup>Ci clock control register is used to set ACK control, SCL mode and SCL frequency.

#### ■ Bits 0 to 4: SCL frequency control bits (CCR0–CCR4)

These bits control the SCL frequency.

#### ■ Bit 5: SCL mode specification bit (FAST MODE)

This bit specifies the SCL mode. When this bit is set to "0," the standard clock mode is set. When the bit is set to "1," the high-speed clock mode is set.

#### ■ Bit 6: ACK bit (ACK BIT)

This bit sets the SDA status when an ACK clock\* is generated. When this bit is set to "0," the ACK return mode is set and SDA goes to LOW at the occurrence of an ACK clock. When the bit is set to "1," the ACK non-return mode is set. The SDA is held in the HIGH status at the occurrence of an ACK clock.

However, when the slave address matches the address data in the reception of address data at ACK BIT = "0," the SDA is automatically made LOW (ACK is returned). If there is a mismatch between the slave address and the address data, the SDA is automatically made HIGH (ACK is not returned).

\*ACK clock: Clock for acknowledgement

#### ■ Bit 7: ACK clock bit (ACK)

This bit specifies a mode of acknowledgment which is an acknowledgment response of data transmission. When this bit is set to "0," the no ACK clock mode is set. In this case, no ACK clock occurs after data transmission. When the bit is set to "1," the ACK clock mode is set and the master generates an ACK clock upon completion of each 1-byte data transmission. The device for transmitting address data and control data releases the SDA at the occurrence of an ACK clock (make SDA HIGH) and receives the ACK bit generated by the data receiving device.

**Note:** Do not write data into the I<sup>2</sup>Ci clock control register during transmission. If data is written during transmission, the I<sup>2</sup>Ci clock generator is reset, so that data cannot be transmitted normally.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

b7 b6 b	5 b4 b3 b2 b1 b(	) Sym   IIC0   IIC1	S2 02E416		When reset 0016 0016		
		Bit Symbol	Bit name		Function		R
		. CCR0	SCL frequency control bits	Setup value of CCR4–CCR0	Standard clock mode	High speed clock mode	0
		CCR1	-	00 to 02	Setup disabled	Setup disabled	] [
				03	Setup disabled	333	] :
			-	04	Setup disabled	250	
		CCR2		05	100	400 (See note)	
				06	83.3	166	
		CCR3		:	500/CCR value	1000/CCR value	
				1D	17.2	34.5	
		CCR4		1E	16.6	33.3	
				1F	16.1	32.3	
					(at BCLK = 10 M	/IHz, unit : kHz)	Ľ
		FAST MODE	SCL mode specification bit		d clock mode eed clock mode	)	
L		ACK BIT	ACK bit	0 : ACK is 1 : ACK is	returned. not returned.		0
		ACK	ACK clock bit	0 : No ACK 1 : ACK clo			0
		"0" period In the oth	Iz in the high-speed clock d : "1" period = 3 : 2 her cases, the duty is as be d : "1" period = 1 : 1		luty is as below.		

Fig. 2.11.38 I<sup>2</sup>Ci clock control register (i = 0, 1)



Г

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### (5) $I^2Ci$ control register (i = 0, 1)

The I<sup>2</sup>Ci control register controls the data communication format.

#### ■ Bits 0 to 2: bit counter (BC0–BC2)

These bits decide the number of bits for the next 1-byte data to be transmitted. An interrupt request signal occurs immediately after the number of bits specified with these bits are transmitted.

When a START condition is received, these bits become "0002" and the address data is always transmitted and received in 8 bits.

**Note:** When the bit counter value = "1112," a STOP condition and START condition cannot be waited.

#### ■ Bit 3: I<sup>2</sup>C-BUS interface i use enable bit (ESO)

This bit enables usage of the multimaster I<sup>2</sup>C-BUS interface i. When this bit is set to "0," the use disable status is provided, so the SDA and the SCL become high-impedance. When the bit is set to "1," use of the interface is enabled.

When ESO = "0," the following is performed.

- PIN = "1," BB = "0" and AL = "0" are set (they are bits of the  $I^2Ci$  status register).
- Writing data to the I<sup>2</sup>Ci data shift register and the I<sup>2</sup>Ci transmit buffer register is disabled.

#### ■ Bit 4: data format selection bit (ALS)

This bit decides whether or not to recognize slave addresses. When this bit is set to "0," the addressing format is selected, so that address data is recognized. When a match is found between a slave address and address data as a result of comparison or when a general call (refer to "(6) I<sup>2</sup>Ci status register," bit 1) is received, transmission processing can be performed. When this bit is set to "1," the free data format is selected, so that slave addresses are not recognized.

#### ■ Bit 5: addressing format selection bit (10BIT SAD)

This bit selects a slave address specification format. When this bit is set to "0," the 7-bit addressing format is selected. In this case, only the high-order 7 bits (slave address) of the  $l^2Ci$  address register are compared with address data. When this bit is set to "1," the 10-bit addressing format is selected, all the bits of the  $l^2Ci$  address register are compared with address data.






Fig. 2.11.39  $I^2Ci$  control register (i = 0, 1)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### (6) $I^2Ci$ status register (i = 0, 1)

The  $I^2Ci$  status register controls the  $I^2C$ -BUS interface i status. Bits 0 to 3, 5 are read-only bits and bits 4, 6, 7 can be read out and written to.

#### ■ Bit 0: last receive bit (LRB)

This bit stores the last bit value of received data and can also be used for ACK receive confirmation. If ACK is returned when an ACK clock occurs, the LRB bit is set to "0." If ACK is not returned, this bit is set to "1." Except in the ACK mode, the last bit value of received data is input. The state of this bit is changed from "1" to "0" by executing a write instruction to the I<sup>2</sup>Ci data shift register or the I<sup>2</sup>Ci transmit buffer register.

#### ■ Bit 1: general call detecting flag (AD0)

This bit is set to "1" when a general call\* whose address data is all "0" is received in the slave mode. By a general call of the master device, every slave device receives control data after the general call. The AD0 bit is set to "0" by detecting the STOP condition or START condition.

\*General call: The master transmits the general call address "0016" to all slaves.

#### Bit 2: slave address comparison flag (AAS)

This flag indicates a comparison result of address data.

- <<In the slave receive mode, when the 7-bit addressing format is selected, this bit is set to "1" in one of the following conditions.>>
  - The address data immediately after occurrence of a START condition matches the slave address stored in the high-order 7 bits of the I<sup>2</sup>Ci address register.
  - A general call is received.
- <<In the slave reception mode, when the 10-bit addressing format is selected, this bit is set to "1" with the following condition.>>
  - When the address data is compared with the I<sup>2</sup>Ci address register (8 bits consists of slave address and RBW), the first bytes match.
- <<The state of this bit is changed from "1" to "0" by executing a write instruction to the I<sup>2</sup>Ci data shift register or the I<sup>2</sup>Ci transmit buffer register.>>

#### ■ Bit 3: arbitration lost\* detecting flag (AL)

n the master transmission mode, when a device other than the microcomputer sets the SDA to "L,", arbitration is judged to have been lost, so that this bit is set to "1." At the same time, the TRX bit is set to "0," so that immediately after transmission of the byte whose arbitration was lost is completed, the MST bit is set to "0." When arbitration is lost during slave address transmission, the TRX bit is set to "0" and the reception mode is set. Consequently, it becomes possible to receive and recognize its own slave address transmitted by another master device.

\*Arbitration lost: The status in which communication as a master is disabled.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### ■ Bit 4: I<sup>2</sup>C-BUS interface i interrupt request bit (PIN)

This bit generates an interrupt request signal. Each time 1-byte data is transmitted, the state of the PIN bit changes from "1" to "0." At the same time, an interrupt request signal is sent to the CPU. The PIN bit is set to "0" in synchronization with a falling edge of the last clock (including the ACK clock) of an internal clock and an interrupt request signal occurs in synchronization with a falling edge of the PIN bit. When detecting the STOP condition in slave, the multi-master I<sup>2</sup>C-BUS interface interrupt request bit (IR) is set to "1" (interrupt requested) regardless of falling of PIN bit. When the PIN bit is "0," the SCL is kept in the "0" state and clock generation is disabled. Figure 2.11.41 shows an interrupt request signal generating timing chart.

The PIN bit is set to "1" in any one of the following conditions.

- Writing "1" to the PIN bit
- Executing a write instruction to the I<sup>2</sup>Ci data shift register or the I<sup>2</sup>Ci transmit buffer register (See note).
- When the ESO bit is "0"
- At reset
- **Note :** It takes 8 BCLK cycles or more until PIN bit becomes "1" after write instructions are executed to these registers.

The conditions in which the PIN bit is set to "0" are shown below:

- Immediately after completion of 1-byte data transmission (including when arbitration lost is detected)
- Immediately after completion of 1-byte data reception
- In the slave reception mode, with ALS = "0" and immediately after completion of slave address or general call address reception
- In the slave reception mode, with ALS = "1" and immediately after completion of address data reception

#### ■ Bit 5: bus busy flag (BB)

This bit indicates the status of use of the bus system. When this bit is set to "0," this bus system is not busy and a START condition can be generated. When this bit is set to "1," this bus system is busy and the occurrence of a START condition is disabled by the START condition duplication prevention function (See note).

This flag can be written by software only in the master transmission mode. In the other modes, this bit is set to "1" by detecting a START condition and set to "0" by detecting a STOP condition. When the ESO bit of the I<sup>2</sup>Ci control register is "0" and at reset, the BB flag is kept in the "0" state.

#### ■ Bit 6: communication mode specification bit (transfer direction specification bit: TRX)

This bit decides the direction of transfer for data communication. When this bit is "0," the reception mode is selected and the data of a transmitting device is received. When the bit is "1," the transmission mode is selected and address data and control data are output into the SDA in synchronization with the clock generated on the SCL.

When the ALS bit of the I<sup>2</sup>Ci control register is "0" in the slave reception mode is selected, the TRX bit is set to "1" (transmit) if the least significant bit (R/W bit) of the address data transmitted by the master is "1." When the ALS bit is "0" and the R/W bit is "0," the TRX bit is cleared to "0" (receive).

The TRX bit is cleared to "0" in one of the following conditions.

- When arbitration lost is detected.
- When a STOP condition is detected.
- When occurrence of a START condition is disabled by the START condition duplication prevention function (Note).
- With MST = "0" and when a START condition is detected.
- With MST = "0" and when ACK non-return is detected.
- At reset





SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### ■ Bit 7: Communication mode specification bit (master/slave specification bit: MST)

This bit is used for master/slave specification for data communication. When this bit is "0," the slave is specified, so that a START condition and a STOP condition generated by the master are received, and data communication is performed in synchronization with the clock generated by the master. When this bit is "1," the master is specified and a START condition and a STOP condition are generated, and also the clocks required for data communication are generated on the SCL.

- The MST bit is cleared to "0" in one of the following conditions.
  Immediately after completion of 1-byte data transmission when arbitration lost is detected
  - When a STOP condition is detected.
  - When occurence of a START condition is disabled by the START condition duplication preventing function (See note).
  - At reset
- **Note:** The START condition duplication prevention function disables the following: the START condition generation; bit counter reset, and SCL output with the generation. This bit is valid from setting of BB flag to the completion of 1-byte transmittion/reception (occurrence of transmission/ reception interrupt request) <IICIRQ>.





SCL	
PIN	
IICIRQ	


Fig. 2.11.41 Interrupt request signal generation timing



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### (7) START condition generation method

When the ESO bit of the I<sup>2</sup>Ci control register is "1," execute a write instruction to the I<sup>2</sup>Ci status register to set the MST, TRX and BB bits to "1." A START condition will then be generated. After that, the bit counter becomes "0002" and an SCL for 1 byte is output. The START condition generation timing and BB bit set timing are different in the standard clock mode and the high-speed clock mode. Refer to Figure 2.11.42 for the START condition generation timing table.



#### Fig. 2.11.42 START condition generation timing diagram

#### (8) STOP condition generation method

When the ESO bit of the I<sup>2</sup>Ci control register is "1," execute a write instruction to the I<sup>2</sup>Ci status register for setting the MST bit and the TRX bit to "1" and the BB bit to "0". A STOP condition will then be generated. The STOP condition generation timing and the BB flag reset timing are different in the standard clock mode and the high-speed clock mode. Refer to Figure 2.11.43 for the STOP condition generation timing diagram, and Table 2.11.13 for the START condition/STOP condition generation timing table.




Fig. 2.11.43 STOP condition generation timing diagram

	<b>J</b>	9
Item	Standard Clock Mode	High-speed Clock Mode
Setup time	5.35 μs (53.5 cycles)	1.85 μs (18.5 cycles)
Hold time	4.9 μs (49 cycles)	2.4 μs (24 cycles)

#### Table 2.11.13 START condition/STOP condition generation timing table

3.75 µs (37.5 cycles)

Note: Absolute time at BCLK = 10 MHz. The value in parentheses denotes the number of BCLK cycles.



0.85 µs (8.5 cycles)

Set/reset time for BB flag

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### (9) START/STOP condition detect conditions

The START/STOP condition detect conditions are shown in Figure 2.11.44 and Table 2.11.14. Only when the 3 conditions of Table 2.11.14 are satisfied, a START/STOP condition can be detected.

**Note:** When a STOP condition is detected in the slave mode (MST = 0), an interrupt request signal <IICIRQ> is generated to the CPU.




Fig. 2.11.44 START condition/STOP condition detect timing diagram

Table 2.11.14 START condition/STOP condition detect c
---

Standard Clock Mode	High-speed Clock Mode
6.5 μs (65 cycles) < SCL release time	1.0 $\mu$ s (10 cycles) < SCL release time
3.25 μs (32.5 cycles) < Setup time	0.5 μs (5 cycles) < Setup time
3.25 μs (32.5 cycles) < Hold time	0.5 μs (5 cycles) < Hold time

Note: Absolute time at BCLK = 10 MHz. The value in parentheses denotes the number of BCLK cycles.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### (10) Address data communication

There are two address data communication formats, namely, 7-bit addressing format and 10-bit addressing format. The respective address communication formats is described below.

#### 7-bit addressing format

To meet the 7-bit addressing format, set the 10BIT SAD bit of the  $l^2Ci$  control register to "0." The first 7-bit address data transmitted from the master is compared with the high-order 7-bit slave address stored in the  $l^2Ci$  address register. At the time of this comparison, address comparison of the RBW bit of the  $l^2Ci$  address register is not made. For the data transmission format when the 7-bit addressing format is selected, refer to Figure 2.11.45, (1) and (2).

#### ■ 10-bit addressing format

To meet the 10-bit addressing format, set the 10BIT SAD bit of the I<sup>2</sup>Ci control register to "1." An address comparison is made between the first-byte address data transmitted from the master and the 7-bit slave address stored in the I<sup>2</sup>Ci address register. At the time of this comparison, an address comparison between the RBW bit of the I<sup>2</sup>Ci address register and the R/W bit which is the last bit of the address data transmitted from the master is made. In the 10-bit addressing mode, the R/W bit which is the last bit of the address data not only specifies the direction of communication for control data but also is processed as an address data bit.

When the first-byte address data matches the slave address, the AAS bit of the  $I^2Ci$  status register is set to "1." After the second-byte address data is stored into the  $I^2Ci$  data shift register, make an address comparison between the second-byte data and the slave address by software. When the address data of the 2nd bytes matches the slave address, set the RBW bit of the  $I^2Ci$  address register to "1" by software. This processing can match the 7-bit slave address and R/W data, which are received after a RESTART condition is detected, with the value of the  $I^2Ci$  address register. For the data transmission format when the 10-bit addressing format is selected, refer to Figure 2.11.45, (3) and (4).



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### (11) Example of Master Transmission

An example of master transmission in the standard clock mode, at the SCL frequency of 100 kHz and in the ACK return mode is shown below.

- ① Set a slave address in the high-order 7 bits of the I<sup>2</sup>Ci address register and "0" in the RBW bit.
- @ Set the ACK return mode and SCL = 100 kHz by setting "8516" in the I<sup>2</sup>Ci clock control register.
- <sup>3</sup> Set "1016" in the I<sup>2</sup>Ci status register and hold the SCL at the HIGH.
- ④ Set a communication enable status by setting "0816" in the I<sup>2</sup>Ci control register.
- ⑤ Set the address data of the destination of transmission in the high-order 7 bits of the I<sup>2</sup>Ci data shift register and set "0" in the least significant bit.
- ⑥ Set "F016" in the I<sup>2</sup>Ci status register to generate a START condition. At this time, an SCL for 1 byte and an ACK clock automatically occurs.
- ⑦ Set transmit data in the I<sup>2</sup>Ci data shift register. At this time, an SCL and an ACK clock automatically occurs.
- $\circledast$  When transmitting control data of more than 1 byte, repeat step O.
- Image: Image:

#### (12) Example of Slave Reception

An example of slave reception in the high-speed clock mode, at the SCL frequency of 400 kHz, in the ACK non-return mode, using the addressing format, is shown below.

① Set a slave address in the high-order 7 bits of the I<sup>2</sup>Ci address register and "0" in the RBW bit.

② Set the no ACK clock mode and SCL = 400 kHz by setting "2516" in the I<sup>2</sup>Ci clock control register.

- ③ Set "1016" in the I<sup>2</sup>Ci status register and hold the SCL at the HIGH.
- ④ Set a communication enable status by setting "0816" in the I<sup>2</sup>Ci control register.
- <sup>⑤</sup> When a START condition is received, an address comparison is made.

6

•When all transmitted address are"0" (general call):

AD0 of the I<sup>2</sup>Ci status register is set to "1" and an interrupt request signal occurs.


•When the transmitted addresses match the address set in  $\ensuremath{\textcircled{0}}$  :

ASS of the I<sup>2</sup>Ci status register is set to "1" and an interrupt request signal occurs.

- •In the cases other than the above:
  - AD0 and AAS of the I<sup>2</sup>Ci status register are set to "0" and no interrupt request signal occurs.
- ⑦ Set dummy data in the I<sup>2</sup>Ci data shift register.
- ⑧ When receiving control data of more than 1 byte, repeat step ⑦.
- (9) When a STOP condition is detected, the communication ends.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER



#### Fig. 2.11.45 Address data communication format

#### (13) Precautions when using multi-master I<sup>2</sup>C-BUS interface i

#### BCLK operation mode

Select the no-division mode and set the main clock frequency to f(XIN) = 10 MHz.

#### Used instructions

Specify byte (.B) as data size to access multi-master I<sup>2</sup>C-BUS interface i-related registers.

#### Read-modify-write instruction

The precautions when the read-modify-write instruction such as BSET, BCLR etc. is executed for each register of the multi-master I<sup>2</sup>C-BUS interface are described below.

•I<sup>2</sup>Ci data shift register (IICiS0)

When executing the read-modify-write instruction for this register during transfer, data may become a value not intended.

I<sup>2</sup>Ci address register (IICiS0D)

When the read-modify-write instruction is executed for this register at detecting the STOP condition, data may become a value not intended. It is because hardware changes the read/write bit (RBW) at the above timing.

•I<sup>2</sup>Ci status register (IICiS1)

Do not execute the read-modify-write instruction for this register because all bits of this register are changed by hardware.

•l<sup>2</sup>Ci control register (IICiS1D)

When the read-modify-write instruction is executed for this register at detecting the START condition or at completing the byte transfer, data may become a value not intended. Because hardware changes the bit counter (BC0–BC2) at the above timing.

•l<sup>2</sup>Ci clock control register (IICiS2)

The read-modify-write instruction can be executed for this register.

•l<sup>2</sup>Ci port selection register (IICiS2D)

Since the read value of high-order 4 bits is indeterminate, the read-modify-write instruction cannot be used.

- •l<sup>2</sup>Ci transmit buffer register (IICiS0S)
  - Since the value of all bits is indeterminate, the read-modify-write instruction cannot be used.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### ■ START condition generating procedure using multi-master

FCLR BTST JC BUSFREE:	: I 5, IICiS1 BUSBUSY	(Interrupt disabled) (BB flag confirming and branch process)
MOV.B NOP NOP	SA, IICiS0	(Writing of slave address value <sa>) ① ②</sa>
MOV.B FSET	#F0H, IICiS1 I :	(Trigger of START condition generating) (Interrupt enabled)
BUSBUSY: FSETI		(Interrupt enabled)

- ① Be sure to add NOP instruction X 2 between writing the slave address value and setting trigger of START condition generating shown the above procedure example.
- 2 When using multi-master system, disable interrupts during the following three process steps:
  - BB flag confirming
  - Writing of slave address value
  - Trigger of START condition generating
  - When the condition of the BB flag is bus busy, enable interrupts immediately.

When using single-master system, it is not necessary to disable interrupts above.

#### RESTART condition generating procedure

MOV.B NOP	SA, IICiS0S	(Writing of slave address value <sa>) <math></math></sa>
NOP		
MOV.B	#F0H, IICiS1	(Trigger of RESTART condition generating)

① Use the I<sup>2</sup>Ci transmit buffer register to write the slave address value to the I<sup>2</sup>Ci data shift register. And also, be sure to add NOP instruction X 2.

#### Writing to I<sup>2</sup>Ci status register

Do not execute an instruction to set the PIN bit to "1" from "0" and an instruction to set the MST and TRX bits to "0" from "1" simultaneously. It is because it may enter the state that the SCL pin is released and the SDA pin is released after about one machine cycle. Do not execute an instruction to set the MST and TRX bits to "0" from "1" simultaneously when the PIN bit is "1." It is because it may become the same as above.

#### Process of after STOP condition generating

Do not write data in the I<sup>2</sup>Ci data shift register (IICiS0) and the I<sup>2</sup>Ci status register (IICiS1) until the bus busy flag BB becomes "0" after generating the STOP condition in the master mode. It is because the STOP condition waveform might not be normally generated. Reading to the above registers do not have the problem.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.12 A-D Converter

The A-D converter consists of one 8-bit successive approximation A-D converter circuit with a capacitive coupling amplifier. Pins P36, P37, P40–P43 also function as the analog signal input pins. The direction registers of these pins for A-D conversion must therefore be set to input. The Vref connect bit (bit 5 at address 03D716) can be used to isolate the resistance ladder of the A-D converter from the reference voltage (VREF) when the A-D converter is not used. Doing so stops any current flowing into the resistance ladder from VREF, reducing the power dissipation. When using the A-D converter, start A-D conversion only after setting bit 5 of 03D716 to connect VREF.

The result of A-D conversion is stored in the A-D registers of the selected pins.

Table 2.12.1 shows the performance of the A-D converter. Figure 2.12.1 shows the block diagram of the A-D converter, and Figures 2.12.2 to 2.12.5 show the A-D converter-related registers.

Item	Performance		
Method of A-D conversion	Successive approximation (capacitive coupling amplifier)		
Analog input voltage (Note 1)	0V to AVcc (Vcc)		
Operating clock $\phi$ AD (Note 2)	fAD/divide-by-2 of fAD/divide-by-4 of fAD, fAD=f(XIN)		
Resolution	8-bit		
Absolute precision	Vcc = 5V • Without sample and hold function: ±5 LSB		
	<ul> <li>With sample and hold function: ±5 LSB</li> </ul>		
Operating modes	One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0,		
	and repeat sweep mode 1		
Analog input pins	6 pins (ANo to AN5)		
A-D conversion start condition	Software trigger		
	A-D conversion starts when the A-D conversion start flag changes to "1"		
Conversion speed per pin	Without sample and hold function		
	49 ¢AD cycles		
	With sample and hold function		
	28 ¢AD cycles		

#### Table 2.12.1 Performance of A-D converter

Notes 1: Does not depend on use of sample and hold function.

**2:** Divide the frequency if f(XIN) exceeds 10 MHz, and make φAD frequency equal to 10 MHz. Without sample and hold function, set the φAD frequency to 250kHz min. With the sample and hold function, set the φAD frequency to 1MHz min.






Figure 2.12.1 Block diagram of A-D converter






Figure 2.12.2 A-D control register 0




Figure 2.12.3 A-D control register 1




Figure 2.12.4 A-D control register 2




Figure 2.12.5 A-D register i (i = 0 to 5)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.12.1 One-shot Mode

In one-shot mode, the pin selected using the analog input pin select bit is used for one-shot A-D conversion. Table 2.12.2 shows the specifications of one-shot mode. Figures 2.12.6 and 2.12.7 show the A-D control register in one-shot mode.

Item	Specification
Function	The pin selected by the analog input pin select bit is used for one A-D conversion
Start condition	Writing "1" to A-D conversion start flag
Stop condition	End of A-D conversion
	Writing "0" to A-D conversion start flag
Interrupt request generation timing	End of A-D conversion
Input pin	One of AN <sub>0</sub> to AN <sub>5</sub> , as selected
Reading of result of A-D converter	Read A-D register corresponding to selected pin

### Table 2.12.2 One-shot mode specifications



b7 b6 b5 b4 b3 b2 b1 b0	Symbol ADCON	Address 0 03D616	When reset 00000???2		
	Bit symbol	Bit name	Function		RW
	CH0	Analog input pin select bit	<sup>b2 b1 b0</sup> 0 0 0 : Do not set 0 0 1 : Do not set		00
	CH1		0 1 0 : AN <sub>0</sub> is selected 0 1 1 : AN <sub>1</sub> is selected 1 0 0 : AN <sub>2</sub> is selected		00
	CH2		1 0 1 : AN3 is selected 1 1 0 : AN4 is selected 1 1 1 : AN5 is selected	(Note 2)	00
	MD0	A-D operation mode	0 0 : One-shot mode	(Note 2)	00
· · · · · · · · · · · · · · · · · · ·	MD1	MD1 select bit 0		00	
	Reserved	bit	Must always be set to "0"		00
	ADST	A-D conversion start flag	0 : A-D conversion disabled 1 : A-D conversion started		00
	CKS0	Frequency select bit 0	0: fAD/4 is selected 1: fAD/2 is selected		00
1		e A-D control register is ult is indeterminate.	rewritten during A-D convers	ion, the conv	version



b7 b6 b5 b 0 0 1	b4 b3 b2 b1 b0	Symbol ADCON	Address 1 03D716	When reset 0016	
		Bit symbol	Bit name	Function	RW
		SCAN0	A-D sweep pin select bit	Invalid in one-shot mode	00
		SCAN1			00
		MD2	A-D operation mode select bit 1	0 : Any mode other than repeat sweep mode 1	00
		Reserved I	bit	Must always be set to "0"	00
		CKS1	Frequency select bit1	0 : fAD/2 or fAD/4 is selected 1 : fAD is selected	00
· · · ·		VCUT	Vref connect bit	1 : Vref connected	00
		Reserved	bits	Must always be set to "0"	00
	I		D control register is re s indeterminate.	written during A-D conversion, the conve	rsion

Figure 2.12.7 A-D control register 1 in one-shot mode

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER


### 2.12.2 Repeat Mode


In repeat mode, the pin selected using the analog input pin select bit is used for repeated A-D conversion. Table 2.12.3 shows the specifications of repeat mode. Figures 2.12.8 and 2.12.9 show the A-D control register in repeat mode.


#### Table 2.12.3 Repeat mode specifications

Item	Specification	
Function The pin selected by the analog input pin select bit is used for repeated A-D con		
Star condition	Writing "1" to A-D conversion start flag	
Stop condition	Writing "0" to A-D conversion start flag	
Interrupt request generation timing	None generated	
Input pin	One of ANo to AN5, as selected	
Reading of result of A-D converter	Read A-D register corresponding to selected pin	











SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.12.3 Single Sweep Mode

In single sweep mode, the pins selected using the A-D sweep pin select bit are used for one-by-one A-D conversion. Table 2.12.4 shows the specifications of single sweep mode. Figures 2.12.10 and 2.12.11 show the A-D control register in single sweep mode.

#### Table 2.12.4 Single sweep mode specifications

Item	Specification		
Function	The pins selected by the A-D sweep pin select bit are used for one-by-one A-D conversion		
Start condition	Writing "1" to A-D converter start flag		
Stop condition • End of A-D conversion			
	Writing "0" to A-D conversion start flag		
Interrupt request generation timing End of A-D conversion			
Input pin	ANo and AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins)		
Reading of result of A-D converter	Read A-D register corresponding to selected pin		



-D control register 0	(1010)			
b6         b5         b4         b3         b2         b1         b0           0         1         0	Symbol ADCON	Address 0 03D616	When reset 00000???2	
	Bit symbol	Bit name	Function	RW
	CH0	Analog input pin select bit	Invalid in single sweep mode	00
	CH1			00
	CH2			00
	MD0	A-D operation mode select bit 0	1 0 : Single sweep mode	00
	MD1			00
	Reserved	bit	Must always be set to "0"	00
· · · · · · · · · · · · · · · · · · ·	ADST	A-D conversion start flag	0 : A-D conversion disabled 1 : A-D conversion started	00
	CKS0	Frequency select bit 0	0 : fAD/4 is selected 1 : fAD/2 is selected	00

Figure 2.12.10 A-D control register 0 in single sweep mode

A-D control register 1	(Note 1)			
b7         b6         b5         b4         b3         b2         b1         b0           0         0         1         0         0         1         0         0         1	Symbol ADCON <sup>2</sup>	Address 1 03D716	When reset 0016	
	Bit symbol	Bit name	Function	RW
	SCAN0	A-D sweep pin select bit	When single sweep and repeat sweep mode 0 are selected 0.0 : Do not set	00
	SCAN1		0 1 : ANo and AN1 (2 pins) 1 0 : ANo to AN3 (4 pins) 1 1 : ANo to AN5 (6 pins)	00
· · · · · · · · · · · · · · · · · · ·	MD2	A-D operation mode select bit 1	0 : Any mode other than repeat sweep mode 1	00
·····	Reserved b	it	Must always be set to "0"	00
	CKS1	Frequency select bit 1	0 : fAD/2 or fAD/4 is selected 1 : fAD is selected	00
	VCUT	Vref connect bit	1 : Vref connected	00
	Reserved b	bits	Must always be set to "0"	00
		-D control register is rew terminate.	ritten during A-D conversion, the conversion	result

Figure 2.12.11 A-D control register 1 in single sweep mode

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.12.4 Repeat Sweep Mode 0


In repeat sweep mode 0, the pins selected using the A-D sweep pin select bit are used for repeat sweep A-D conversion. Table 2.12.5 shows the specifications of repeat sweep mode 0. Figures 2.12.12 and 2.12.13 show the A-D control register in repeat sweep mode 0.

#### Table 2.12.5 Repeat sweep mode 0 specifications

Item	Specification
Function	The pins selected by the A-D sweep pin select bit are used for repeat sweep A-D conversion
Start condition	Writing "1" to A-D conversion start flag
Stop condition Writing "0" to A-D conversion start flag	
Interrupt request generation timing	None generated
Input pin	ANo and AN1 (2 pins), ANo to AN3 (4 pins), ANo to AN5 (6 pins)
Reading of result of A-D converter	Read A-D register corresponding to selected pin (at any time)



b7 b6 b5 b4 b3 b2 0 1 1	b1 b0	Symbol ADCON	Address 0 03D616	When reset 00000???2	
		Bit symbol	Bit name	Function	RW
	-	CH0	Analog input pin select bit	Invalid in repeat sweep mode 0	oc
	L	CH1			oc
		CH2			oc
	[	MD0	A-D operation mode select bit 0	<sup>b4 b3</sup> 1 1 : Repeat sweep mode 0	00
		MD1			oc
		Reserved b	it	Must always be set to "0"	oc
·		ADST	A-D conversion start flag	0 : A-D conversion disabled 1 : A-D conversion started	0 0
		CKS0	Frequency select bit 0	0 : fAD/4 is selected 1 : fAD/2 is selected	00
	l		-D control register is rew terminate.	ritten during A-D conversion, the conve	rsion result







Figure 2.12.13 A-D control register 1 in repeat sweep mode 0

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.12.5 Repeat Sweep Mode 1

In repeat sweep mode 1, all pins are used for A-D conversion with emphasis on the pin or pins selected using the A-D sweep pin select bit. Table 2.12.6 shows the specifications of repeat sweep mode 1. Figures 2.12.14 and 2.12.15 show the A-D control register in repeat sweep mode 1.

Item	Specification			
Function	All pins perform repeat sweep A-D conversion, with emphasis on the pin or			
	pins selected by the A-D sweep pin select bit			
	Example : ANo selected ANo $\rightarrow$ AN1 $\rightarrow$ ANo $\rightarrow$ AN2 $\rightarrow$ ANo $\rightarrow$ AN3, etc			
Start condition	Writing "1" to A-D conversion start flag			
Stop condition	Writing "0" to A-D conversion start flag			
Interrupt request generation timing	None generated			
Input pin	ANo (1 pin), ANo and AN1 (2 pins)			
Reading of result of A-D converter	Read A-D register corresponding to selected pin (at any time)			










Figure 2.12.15 A-D control register 1 in repeat sweep mode 1



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.12.6 Sample and Hold

Sample and hold is selected by setting bit 0 of the A-D control register 2 (address 03D416) to "1". When sample and hold is selected, the rate of conversion of each pin increases. As a result, a 28  $_{\phi AD}$  cycle is achieved. Sample and hold can be selected in all modes. However, in all modes, be sure to specify before starting A-D conversion whether sample and hold is to be used.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.13 D-A Converter

This is an 8-bit, R-2R type D-A converter. The microcomputer contains two independent D-A converters of this type.

D-A conversion is performed when a value is written to the corresponding D-A register. Bits 0 and 1 (D-A output enable bits) of the D-A control register decide if the result of conversion is to be output. Do not set the target port to output mode if D-A conversion is to be performed.

Output analog voltage (V) is determined by a set value (n : decimal) in the D-A register.

V = VREF X n/ 256 (n = 0 to 255)

VREF : reference voltage

Table 2.13.1 lists the performance of the D-A converter. Figure 2.13.1 shows the block diagram of the D-A converter. Figure 2.13.2 shows the A-D control register, Figure 2.13.3 shows the D-A register and Figure 2.13.4 shows the D-A converter equivalent circuit.

Table 2.13.1 Performance of D-A converter

Item	Performance
Conversion method	R-2R method
Resolution	8 bits
Analog output pin	2 channels




Figure 2.13.1 Block diagram of D-A converter







Figure 2.13.2 D-A control register








Figure 2.13.4 D-A converter equivalent circuit

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.14 Data Slicer

This microcomputer includes the data slicer function for the closed caption decoder (referred to as the CCD). This function takes out the caption data superimposed in the vertical blanking interval of a composite video signal. A composite video signal which makes the sync.tip's polarity negative is input to the CVIN pin. When the data slicer function is not used, the data slicer circuit and the timing signal generating circuit can be cut off by setting bit 0 of the data slicer control register 1 (address 026016) to "0." These settings can realize the low-power dissipation.

**Note:** When using the data slicer, set bit 7 of the peripheral mode register (address 027D16) according to the main clock frequency.




Figure 2.14.1 Data slicer block diagram

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.14.1 Notes when not Using Data Slicer

When bit 0 of data slicer control register 1 (address 026016) is "0," terminate the pins as shown in Figure 2.14.2





Figure 2.14.2 Termination of data slicer input/output pins when data slicer circuit and timing generating circuit is in OFF state

When both bits 0 and 2 of data slicer control register 1 (address 026016) are "1," terminate the pins as shown in Figure 2.14.3.



in ON state



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Figures 2.14.4 and 2.14.5 the data slicer control registers.




Figure 2.14.4 Data slicer control register 1




Figure 2.14.5 Data slicer control register 2

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.14.2 Clamping Circuit and Low-pass Filter

The clamp circuit clamps the sync.tip part of the composite video signal input from the CVIN pin. The lowpass filter attenuates the noise of clamped composite video signal. The CVIN pin to which composite video signal is input requires a capacitor (0.1  $\mu$ F) coupling outside. Pull down the CVIN pin with a resistor of hundreds of kiloohms to 1 M $\Omega$ . In addition, we recommend to install externally a simple low-pass filter using a resistor and a capacitor at the CVIN pin (refer to Figure 2.14.1).

### 2.14.3 Sync Slice Circuit

This circuit takes out a composite sync signal from the output signal of the low-pass filter.

### 2.14.4 Synchronous Signal Separation Circuit

This circuit separates a horizontal synchronous signal and a vertical synchronous signal from the composite sync signal taken out in the sync slice circuit.

#### (1) Horizontal synchronous signal (Hsep)

A one-shot horizontal synchronizing signal Hsep is generated at the falling edge of the composite sync signal.

#### (2) Vertical synchronous signal (Vsep)

As a Vsep signal generating method, it is possible to select one of the following 2 methods by using bit 4 of the data slicer control register 2 (address 026116).

- •Method 1 The "L" level width of the composite sync signal is measured. If this width exceeds a certain time, a V<sub>sep</sub> signal is generated in synchronization with the rising of the timing signal immediately after this "L" level.
- •Method 2 The "L" level width of the composite sync signal is measured. If this width exceeds a certain time, it is detected whether a falling of the composite sync signal exits or not in the "L" level period of the timing signal immediately after this "L" level. If a falling exists, a V<sub>sep</sub> signal is generated in synchronization with the rising of the timing signal (refer to Figure 2.14.6).

Figure 2.14.6 shows a V<sub>sep</sub> generating timing. The timing signal shown in the figure is generated from the reference clock which the timing generating circuit outputs.

Reading bit 5 of data slicer control register 2 permits determinating the shape of the V-pulse portion of the composite sync signal. As shown in Figure 2.14.7, when the A level matches the B level, this bit is "0." In the case of a mismatch, the bit is "1."




Figure 2.14.6 Vsep generating timing (method 2)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.14.5 Timing Signal Generating Circuit

This circuit generates a reference clock which is 832 times as large as the horizontal synchronous signal frequency. It also generates various timing signals on the basis of the reference clock, horizontal synchronous signal and vertical synchronizing signal. The circuit operates by setting bit 0 of data slicer control register 1 (address 026016) to "1."

The reference clock can be used as a display clock for OSD function in addition to the data slicer. The HSYNC signal can be used as a count source instead of the composite sync signal. However, when the HSYNC signal is selected, the data slicer cannot be used. A count source of the reference clock can be selected by bit 2 of data slicer control register 1 (address 026016).

For the pins HLF, connect a resistor and a capacitor as shown in Figure 2.14.1 Make the length of wiring which is connected to these pins as short as possible so that a leakage current may not be generated.

**Note:** It takes a few tens of milliseconds until the reference clock becomes stable after the data slicer and the timing signal generating circuit are started. In this period, various timing signals, H<sub>sep</sub> signals and V<sub>sep</sub> signals become unstable. For this reason, take stabilization time into consideration when programming.




Figure 2.14.7 Determination of v-pulse waveform



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.14.6 Data Slice Line Specification Circuit

### (1) Specification of data slice line

This circuit decides a line on which caption data is superimposed. The line 21 (fixed), 1 appropriate line for a period of 1 field (total 2 line for a period of 1 field), and both fields (F1 and F2) are sliced their data. The caption position register (address 026616) is used for each setting (refer to Table 2.14.1). The counter is reset at the falling edge of  $V_{sep}$  and is incremented by 1 every Hsep pulse. When the counter value matched the value specified by bits 4 to 0 of the caption position register, this H<sub>sep</sub> is sliced.

The values of "0016" to "1F16" can be set in the caption position register (at setting only 1 appropriate line). Figure 2.14.8 shows the signals in the vertical blanking interval. Figure 2.14.9 shows the caption position register.

#### (2) Specification of line to set slice voltage

The reference voltage for slicing (slice voltage) is generated for the clock run-in pulse in the particular line (refer to Table 2.14.1). The field to generate slice voltage is specified by bit 1 of data slicer control register 1. The line to generate slice voltage 1 field is specified by bits 6, 7 of the caption position register (refer to Table 2.14.1).

#### (3) Field determination

The field determination flag can be read out by bit 3 of data slicer control register 2. This flag change at the falling edge of V<sub>sep</sub>.




Figure 2.14.8 Signals in vertical blanking interval



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER




Figure 2.14.9 Caption position register

Table 2.14.1 Specification of data slice line

CI	PS	Field and Line to Be Sliced Data	Field and Line to Generate Slice Voltage		
b7	b6		Field and Line to Generate Slice Voltage		
0	0	<ul> <li>Both fields of F1 and F2</li> <li>Line 21 and a line specified by bits 4 to 0 of CPS (total 2 lines) (See note 2)</li> </ul>	<ul> <li>Field specified by bit 1 of DSC1</li> <li>Line 21 (total 1 line)</li> </ul>		
0	1	<ul> <li>Both fields of F1 and F2</li> <li>A line specified by bits 4 to 0 of CPS (total 1 line) (See note 3)</li> </ul>	<ul> <li>Field specified by bit 1 of DSC1</li> <li>A line specified by bits 4 to 0 of CPS (total 1 line) (See note 3)</li> </ul>		
1	0	Both fields of F1 and F2     Line 21 (total 1 line)	Field specified by bit 1 of DSC1     Line 21 (total 1 line)		
1	1	<ul> <li>Both fields of F1 and F2</li> <li>Line 21 and a line specified by bits 4 to 0 of CPS (total 2 lines) (See note 2)</li> </ul>	<ul> <li>Field specified by bit 1 of DSC1</li> <li>Line 21 and a line specified by bits 4 to 0 of CPS (total 2 lines) (See note 2)</li> </ul>		

Notes 1: DSC is data slicer control register 1.

CPS is caption position register.

**2:** Set "0016" to "1016" to bits 4 to 0 of CPS. **3:** Set "0016" to "1F16" to bits 4 to 0 of CPS.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.14.7 Reference Voltage Generating Circuit and Comparator

The composite video signal clamped by the clamping circuit is input to the reference voltage generating circuit and the comparator.

#### (1) Reference voltage generating circuit

This circuit generates a reference voltage (slice voltage) by using the amplitude of the clock run-in pulse in line specified by the data slice line specification circuit. Connect a capacitor between the VHOLD pin and the VSS pin, and make the length of wiring as short as possible so that a leakage current may not be generated.

#### (2) Comparator

The comparator compares the voltage of the composite video signal with the voltage (reference voltage) generated in the reference voltage generating circuit, and converts the composite video signal into a digital value.

### 2.14.8 Start Bit Detecting Circuit

This circuit detects a start bit at line decided in the data slice line specification circuit.

The detection of a start bit is described below.

① A sampling clock is generated by dividing the reference clock output by the timing signal.

<sup>(2)</sup> A clock run-in pulse is detected by the sampling clock.

③ After detection of the pulse, a start bit pattern is detected from the comparator output.

### 2.14.9 Clock Run-in Determination Circuit

This circuit determinates clock run-in by counting the number of pulses in a window of the composite video signal.

The reference clock count value in one pulse cycle is stored in bits 3 to 7 of the clock run-in detect register (address 026916). Read out these bits after the occurrence of a data slicer interrupt (refer to 2.14.12 Interrupt request generating circuit).

Figure 2.14.10 shows the structure of clock run-in detect register.




Figure 2.14.10 Clock run-in detect register



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.14.10 Data Clock Generating Circuit

This circuit generates a data clock synchronized with the start bit detected in the start bit detecting circuit. The data clock stores caption data to the 16-bit shift register. When the 16-bit data has been stored and the clock run-in determination circuit determines clock run-in, the caption data latch completion flag is set. This flag is reset at a falling of the vertical synchronous signal (Vsep).




Figure 2.14.11 Data clock position register

### 2.14.11 16-bit Shift Register

The caption data converted into a digital value by the comparator is stored into the 16-bit shift register in synchronization with the data clock. The contents of the stored caption data can be obtained by reading out the caption data register 1 (addresses 026316, 026216) and caption data register 2 (addresses 026516, 026416). These registers are reset to "0" at a falling of V<sub>sep</sub>. Read out data registers 1 and 2 after the occurrence of a data slicer interrupt (refer to "2.14.12 Interrupt request generating circuit)".



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.14.12 Interrupt Request Generating Circuit

The interrupt requests as shown in Table 2.14.3 are generated by combination of the following bits; bits 6 and 7 of the caption position register (address 026616). Read out the contents of data registers 1, 2 and the contents of bits 3 to 7 of the clock run-in detect register after the occurrence of a data slicer interrupt request.

#### Table 2.14.2 Contents of caption data latch completion flag and 16-bit shift register

Slice Line Specification Mode		ContentsofCaptionData	LatchCompletionFlag	Contents of 16-bit Shift Register		
CPS		Completion Flag 1	Completion Flag 2	Caption Data	Caption Data	
bit 7	bit 6	(bit 0 of DSC2)	(bit 5 of CPS)	Register 1	Register 2	
0	0	Line 21	A line specified by bits 4 to 0 of CPS	16-bit data of line 21	16-bit data of a line specified by bits 4 to 0 of CPS	
0	1	A line specified by bits 4 to 0 of CPS	Invalid	16-bit data of a line specified by bits 4 to 0 of CPS	Invalid	
1	0	Line 21	Invalid	16-bit data of line 21	Invalid	
1	1	Line 21	A line specified by bits 4 to 0 of CPS	16-bit data of line 21	16-bit data of a line specified by bits 4 to 0 of CPS	

CPS: Caption position register

DSC2: Data slicer control register 2

#### Table 2.14.3 Occurrence sources of Interrupt request

CPS		Occurrence Sources of Interrupt Request at End of Data Slice Line		
b7	b6			
0	0	After slicing line 21		
0		After a line specified by bits 4 to 0 of CPS		
1	0	After slicing line 21		
Ι	1	After slicing line 21		

CPS: Caption position register




Figure 2.14.12 Data slicer reserved register i (i = 1, 2)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.15 HSYNC Counter

The synchronous signal counter counts HSYNC from HSYNC count input pins (HC0/P75, HC1/P77) as a count source.


The count value in a certain time (T time; 1024  $\mu$ s, 2048  $\mu$ s, 4096  $\mu$ s and 8192  $\mu$ s) divided system clock f<sub>32</sub> is stored into the 8-bit latch.


Accordingly, the latch value changes in the cycle of T time. When the count value exceeds "FF16," "FF16" is stored into the latch.

The latch value can be obtained by reading out the HSYNC counter latch (address 027F16). A count source and count update cycle (T time) are selected by bits 0, 3 and 4 of the HSYNC counter register.

Figure 2.15.1 shows the HSYNC counter and Figure 2.15.2 shows the synchronous signal counter block diagram.

**Note:** When using the HSYNC counter, set the port direction register corresponding to the HSYNC count input pins for input.








Figure 2.15.2 HSYNC counter block diagram

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.16 OSD Functions

Table 2.16.1 outlines the OSD functions of this microcomputer. This OSD function can display the following: the block display (32 characters X 16 lines or 42 characters X 16 lines) and the SPRITE display, and can display the both display at the same time. There are 3 display modes and they are selected by a block unit. The display modes are selected by block control register i (i = 1 to 16). The features of each display are described below.

Note: When using OSD function, select "No-division mode" as BCLK operating mode and set the main clock frequency to f(XIN) = 10 MHz.

	splay style									
Parameter		CC mode (Closed caption mode)	(Or	OSD mode screen display r	node)	CDOSD mode (Color dot on-screen	SPRITE display			
Parameter			OSDS mode	OSDP mode	OSDL mode	display mode)				
Number of di	splay characters	32 c	haracters X 16 li	nes/42 character	s X 16 lines		1 character X 2 lines			
Dot structure		16 X 2	12 X 20 dots		24 X 32 dots	16 X 26 dots	32 X 20 dots			
		(Character display area: 16 X 26 dots)		8 × 20 dots 4 × 20 dots						
Kinds of character	OSDL enable mode	254 kinds			254 kinds	126 kinds	2 kinds of RAM font			
ROM	OSDL 508 kinds [254		254 kinds			-				
	aracter sizes	4 kinds	14 kinds	12	kinds	14 kinds	8 kinds			
(See note 1)	Pre-divide ratio (Note)	X 1, X 2			<b>X</b> 1, <b>X</b> 2, 2	<b>X</b> 3	X 1, X 2			
	Dot size	1Tc X 1/2H, 1Tc X 1H	1TC X 1/2H, 1TC X 1H, 1.5TC X 1H, 1.5TC X 1/2H, 1.5TC X 1H, 2TC X 2H, 3TC X 3H	1TC	X 1/2H, X 1H, X 2H, X 3H	1ТС X 1/2H, 1TС X 1H, 1.5TС X 1/2H, 1.5TС X 1/2H, 2TС X 2H, 3TC X 3H	1TC X 1/2H, 1TC X 1H, 2TC X 2H, 3TC X 3H			
Attribute	Smooth italic, Border		·							
Character font coloring		1 screen: 8 kinds (a character unit) Max. 512 kinds	1 screen: 16 kin (a character uni Max. 512 kinds		1	1 screen: 16 kinds (a dot unit) (only specified dots are colored by a character unit) Max. 512 kinds	1 screen: 16 kinds (a dot unit) Max. 512 kinds			
Character background coloring		Possible (a character unit, 1 screen: 4 kinds, Max. 512 kinds)	Possible (a character un Max. 512 kinds	it,1 screen: 16 kir )	nds,					
Display laye	er	Layer 1	Layers 1, 2	Layer 1		Layers 1, 2	Layer 3 (with highest priority			
OSD output (See note 2)		Analog R, G, B output (each 8 adjustment levels: 512 colors), Digital OUT1, OUT2 output								
Raster colo	ring		Po	ssible (a screen	unit, max 512 kine	ds)				
Other function (See note 3)		Auto solid space function Triple layer OSD function, window function, blank function								
Display exp (multiline di				Pos	sible					

#### Table 2.16.1 Features of each display style

Notes 1: The character size is specified with dot size and pre-divide ratio (refer to "2.16.3 Dot Size").
2: As for SPRITE display, OUT2 is not output.
3: As for SPRITE display, the window function does not operate.
4: The divide ratio of the frequency divider (the pre-divide circuit) is referred as "pre-divide ratio" hereafter.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

The OSD circuit has an extended display mode. This mode allows multiple lines (16 lines or more) to be displayed on the screen by interrupting the display each time one line is displayed and rewriting data in the block for which display is terminated by software.

Figure 2.16.1 shows the display-enable fonts for each display style. Figure 2.16.2 shows the block diagram of the OSD circuit. Figure 2.16.3 shows the OSD control register 1. Figure 2.16.4 shows the block control register i.






Figure 2.16.1 Display-enable fonts for each display style






Figure 2.16.2 Block diagram of OSD circuit



	5 b4 b3 b2 b1 b0	Symbol OC1	Address 020216	When reset 0016		
		Bit symbol	Bit name	Function	R	w
		OC10	OSD control bit (See note 1)	0 : All-blocks and SPRITE display OFF 1 : All-blocks and SPRITE display ON	0	0
		OC11	Scan mode selection bit	0 : Normal scan mode 1 : Bi-scan mode	0	0
		OC12	Border type selection bit	0 : All bordered 1 : Shadow bordered (See note 2)	0	0
		OC13	Flash mode selection bit	<ul><li>0 : Color signal of character background part does not flash</li><li>1 : Color signal of character background part flashes</li></ul>	0	0
	·	OC14	Automatic solid space control bit	0 : OFF 1 : ON	0	0
		OC15	Vertical window/blank control bit	0 : OFF 1 : ON	0	0
		OC16	Layer mixing control bits	b7 b6 0 0: Logic sum (OR) of layer 1's color and layer 2's color	0	0
		OC17	. (See note 3)	<ul><li>0 1: Layer 1's color has priority</li><li>1 0: Layer 2's color has priority</li><li>1 1: Do not set.</li></ul>		0
	I	rema <b>2 :</b> Shade		g (falling) of the next VsyNc. and bottom side of the font.	<u> </u>	-

Figure 2.16.3 OSD control register 1



b7 b6 b5 b4 b3 b2 b1 b0	,	SymbolAddressWhen resetBCi (i = 1 to 16)021016 to 021F16Indeterminate								
	Bit symbol	Bit name					F	unction	R	w
	BCi_0	Display mode selection bits	0	b1 0 0	b0 0	Di	splay OF		0	0
	BCi_1	_	0 0 1 1 1	1 1	1 0 1 1 0 0 0 1 1 0	OSDS mode (No bordered) CC mode CDOSD mode OSDP mode (No bordered) OSDS mode (Bordered) OSDP mode (Bordered) OSDL mode		0	0	
	BCi_2			0 1				0	0	
	BCi_3	Dot size selection bits	b6	b5	b4		Pre-divide ratio	-	0	0
			0	0	0 0 1	0 1 0	X 1	1Tc X 1/2H 1Tc X 1H 2Tc X 2H		
· · · · · · · · · · · · · · · · · · ·	BCi_4		0	1	1 0 0 1	1 0 1 0	x 2	3Tc X 3H 1Tc X 1/2H 1Tc X 1H 2Tc X 2H	0	0
	BCi_5	Pre-divide ratio selection bits	1	1	1 0 0	0 1 0 1 0	-	3Tc X 3H 1.5Tc X 1/2H (See notes 3, 4) 1.5Tc X 1H (See notes 3, 4) 1Tc X 1/2H	0	0
	BCi_6	-	1	1	0 0 1 1	0 1 0 1	Х 3	1Tc X 1/2 1Tc X 1H 2Tc X 2H 3Tc X 3H	0	0
	-	assigned. In an atte						, write "0."	_	_
	Notes 1: Tc is 2: H is 3: This	if read, turns out to s OSD clock cycle di Hsync s character size is av divide ratio = X 2, lay	videc ailab	l in j le o	ore-o	divic n La	de circuit ayer 2. At	t this time, set layer 1's		1
		SDL and OSDP mo								

Figure 2.16.4 Block control register i (i = 0 to 16)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.16.1 Triple Layer OSD

Three built-in layers of display screens accommodate triple display of channels, volume, etc., closed caption, and sprite displays within layers 1 to 3.

The layer to be displayed in each block is selected by bit 0 or 1 of the OSD control register 2 for each display mode (refer to Figure 2.16.7). Layer 3 always displays the sprite display.

When the layer 1 block and the layer 2 block overlay, the screen is composed with layer mixing by bit 6 or 7 of the OSD control register 1, as shown in Figure 2.16.5. Layer 3 always takes display priority of layers 1 and 2.

Notes 1: When mixing layer 1 and layer 2, note Table 2.16.2.

- 2: OSDP mode is always displayed on layer 1. And also, it cannot be overlapped with layer 2's block.
- **3:** OUT2 is always ORed, regardless of values of bits 6, 7 of the OSD control register 1. And besides, even when OUT2 (layer 1 and layer 2) overlaps with SPRITE display (layer 3), OUT2 is output without masking.

Block Parameter	Block in Layer 1	Block in Layer 2						
Display mode	CC, OSDS/L, CDOSD mode	OSDS/L, CI	DOSD mode					
Pre-divide ratio	X 1, X 2 (CC mode)	Same as layer 1 (See note)						
	X 1 to X 3 (OSD, CDOSD mode)							
Dot size	1Tc X 1/2H, 1Tc X 1H	Pre-divide ratio = X 1	Pre-divide ratio = X 2					
	(CC mode)	1Tc X 1/2H	1TcX1/2H,1.5TcX1/2H					
		1Tc X 1H	1Tc×1H, 1.5Tc×1H(Seenote)					
	1Tc X 1H, 1Tc X 1/2H, 2Tc X 2H, • Same size as layer 1							
	3Tc X 3H •1.5Tc can be selected only when: layer 1's pre-divide ratio =							
	(OSDS/L, CDOSD mode)	X 2 AND layer 1's horizontal dot size = 1TC. As this time, vertical dot size is the same as layer 1.						
Horizontal display start position	n as layer 1							
Vertical display start position	Arbitrary							
	However, when dot size is $2Tc \times 2F$ of layer 1 and that of layer 2 as follo	tween vertical display position						
	•2Tc X 2H: 2H units							
	•3Tc X 3H: 3H units							

#### Table 2.16.2 Mixing layer 1 and layer 2

Note: In the OSDL mode, 1.5Tc size cannot be used.




Fig 2.16.5 Triple layer OSD






Figure 2.16.6 Display example of triple layer OSD




Figure 2.16.7 OSD control register 2

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.16.2 Display Position

The display positions of characters are specified by a block. There are 16 blocks, blocks 1 to 16. Up to 32 characters (32-character mode)/42 characters (42-character mode)/ can be displayed in each block (refer to 2.16.6 Memory for OSD).

The display position of each block can be set in both horizontal and vertical directions by software.

The display position in the horizontal direction can be selected for all blocks in common from 256-step display positions in units of 4 Tosc (Tosc = OSD oscillation cycle).

The display position in the vertical direction for each block can be selected from 1024-step display positions in units of 1 TH (TH = HSYNC cycle).

Blocks are displayed in conformance with the following rules:

- When the display position is overlapped with another block in the dame layer (Figure 2.16.8 (b)), a lower block number (1 to 16) is displayed on the front.
- When another block display position appears while one block is displayed in the dame layer (Figure 2.16.8 (c)), the block with a larger set value as the vertical display start position is displayed. However, do not display block with the dot size of 2Tc X 2H or 3Tc X 3H during display period (\*) of another block.
  - \* In the case of OSDS/P mode block: 20 dots in vertical from the vertical display start position.

\* In the case of OSDL mode block: 32 dots in vertical from the vertical display start position.

\* In the case of CC or CDOSD mode block: 26 dots in vertical from the vertical display start position.




Figure 2.16.8 Display position

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

The display position in the vertical direction is determined by counting the horizontal sync signal (HSYNC). At this time, when VSYNC and HSYNC are positive polarity (negative polarity), it starts to count the rising edge (falling edge) of HSYNC signal from after fixed cycle of rising edge (falling edge) of VSYNC signal. So interval from rising edge (falling edge) of VSYNC signal to rising edge (falling edge) of HSYNC signal needs enough time (2 × BCLK cycles or more) for avoiding jitter. The polarity of HSYNC and VSYNC signals can select with the I/O polarity control register (address 020616).




Figure 2.16.9 Supplement explanation for display position



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

The vertical position for each block can be set in 1024 steps (where each step is 1TH (TH: HSYNC cycle)) as values "00216" to "3FF16" in vertical position register i (i = 1 to 16) (addresses 022016 to 023F16). The vertical position register i is shown in Figure 2.16.10.




Figure 2.16.10 Vertical position register i (i = 1 to 16)

The horizontal position is common to all blocks, and can be set in 256 steps (where 1 step is 4Tosc, Tosc being OSD oscillation cycle) as values "0016" to "FF16" in bits 0 to 7 of the horizontal position register (address 020416). The horizontal position register is shown in Figure 2.16.11.




Figure 2.16.11 Horizontal position register



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

**Note** : 1Tc (Tc : OSD clock cycle divided in pre-divide circuit) gap occurs between the horizontal display start position set by the horizontal position register and the most left dot of the 1st block. Accord-ingly, when 2 blocks have different pre-divide ratios, their horizontal display start position will not match.

Ordinary, this gap is 1Tc regardless of character sizes, however, the gap is 1.5Tc only when the character size is 1.5Tc.




Figure 2.16.12 Notes on horizontal display start position



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.16.3 Dot Size

The dot size can be selected by a block unit. The dot size in vertical direction is determined by dividing HSYNC in the vertical dot size control circuit. The dot size in horizontal is determined by dividing the following clock in the horizontal dot size control circuit : the clock gained by dividing the OSD clock source (data slicer clock, OSC1, main clock) in the pre-divide circuit. The clock cycle divided in the pre-divide circuit is defined as 1Tc.

The dot size is specified by bits 3 to 6 of the block control register.

Refer to Figure 2.16.4 (the block control register i), refer to Figure 2.16.15 (the clock control register). The block diagram of dot size control circuit is shown in Figure 2.16.13.

Notes 1 : The pre-divide ratio = 3 cannot be used in the CC mode.

- **2** : The pre-divide ratio of the layer 2 must be same as that of the layer 1 by the block control register i.
- **3**: In the bi-scan mode, the dot size in the vertical direction is 2 times as compared with the normal mode. Refer to "2.16.18 Scan Mode" about the scan mode.




Figure 2.16.13 Block diagram of dot size control circuit




Figure 2.16.14 Definition of dot sizes



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.16.4 Clock for OSD

As a clock for display to be used for OSD, it is possible to select one of the following 3 types.

- Data slicer clock output from the data slicer (approximately 26 MHz)
- $\bullet$  Clock from the LC oscillator supplied from the pins OSC1 and OSC2
- Clock from the ceramic resonator (or the quartz-crystal oscillator) from the pins OSC1 and OSC2




Figure 2.16.15 Clock control register




Figure 2.16.16 Block Diagram of OSD selection circuit

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.16.5 Field Determination Display

To display the block with vertical dot size of 1/2H, whether an even field or an odd field is determined through differences in a synchronizing signal waveform of interlacing system. The dot line 0 or 1 (refer to Figure 2.16.18) corresponding to the field is displayed alternately.

In the following, the field determination standard for the case where both the horizontal sync signal and the vertical sync signal are negative-polarity inputs will be explained. A field determination is determined by detecting the time from a falling edge of the horizontal sync signal until a falling edge of the VSYNC control signal (refer to Figure 2.16.9) in the microcomputer and then comparing this time with the time of the previous field. When the time is longer than the comparing time, it is regarded as even field. When the time is shorter, it is regarded as odd field.

The field determination flag changes at a rising edge of VSYNC control signal in the microcomputer .

The contents of this field can be read out by the field determination flag (bit 7 of the I/O polarity control register at address 020616). A dot line is specified by bit 6 of the I/O polarity control register (refer to Figure 2.16.18).

However, the field determination flag read out from the CPU is fixed to "0" at even field or "1" at odd field, regardless of bit 6.




Figure 2.16.17 I/O polarity control register






Figure 2.16.18 Relation between field determination flag and display font



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.16.6 Memory for OSD

There are 2 types of memory for OSD : OSD ROM (addresses 9000016 to AFFFF16) used to store character dot data and OSD RAM (addresses 040016 to 13FF16) used to specify the kinds of display characters, display colors, and SPRITE display. The following describes each type of memory.

### (1) ROM for OSD (addresses 9000016 to AFFFF16)

The dot pattern data for OSD characters is stored in the character font area in the OSD ROM and the CD font data for OSD characters is stored in the color dot font area in the OSD ROM. To specify the kinds of the character font and the CD font, it is necessary to write the character code into the OSD RAM.

For character font, there are the following 2 mode.

- OSDL enable mode
  - 16  $\times$  20-dot font and 24  $\times$  32-dot font
- OSDL disable mode
- 16 X 20-dot font

The modes are selected by bit 3 of the OSD control register 3 for each screen.

The character font data storing address for OSDL enable/OSDL disable mode are shown in Figures 2.16.20 and 2.16.21. The conditions for each OSDL enable/disable mode are shown in Figure 2.16.22. The CD font data storing address is shown in Figure 2.16.23.

OSD control reg	-		and a later		
			mbol Addre DC4 025F		
		Bit symbol	Bit name	Function	R١
		OC40	OSDL mode selection bit	0 : OSDL enable mode 1 : OSDL disable mode	00
		OC41	Number of horizontal display characters selection bit	0 : 32 characters for each block (32-character mode) 1 : 42 characters for each block (42-character mode)	0
		Nothing is In an atten	-	write "0." The value, if read, turns out to be "0."	_

Figure 2.16.19 OSD control register 4







Figure 2.16.20 Character font data storing address (OSDL enable mode)









	SDL enable/ sable mode	Character size	OSDL enable n (Bit 0 of OSD control regi		Character size		L disable mo D control regis	
Display	mode	er size	CC OSDS/P	OSDL	er size	CC	OSDS/P	OSDL
	00016 to 0FF16	s	Used Used	Not used (See note 3)		Used	Used	Display C
	10016 to 1FF16	L	Used Used (See note 1) (See note 1)	Used	-	Used	Used	Display C
Specified character code	20016 to 27F16		1	1	S		Used	Display C
	28016 to 2FF16		Not used (See note 3)			Not used (See note 3)	Used (No border ) (See note 2)	Display C
	30016 to 3FF16						Not used	Display C
		6		2:	In c ir A fo b	art of 24 X 3 o OSDL disal odes "28016 o OSDS/P m s setting this ont data inde lowever, "3F re used as ch lank font out	ble mode, ch " to "2FF16" ode (no bord make outpu eterminate, d E16" and "31 maracter cod	naracter are used der). ut of lo not use FF16" can es of

Figure 2.16.22 Conditions for each OSDL enable/disable mode






Figure 2.16.23 Color dot font data storing address



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### (2) OSD RAM (OSD RAM for character, addresses 040016 to 0EFF16)

The OSD RAM for character is allocated at addresses 040016 to 0EFF16, and is divided into a display character code specification part, color code 1 specification part, and color code 2 specification part for each block. The number of characters for 1 block (32- or 42-character mode) is selected by bit 1 of the OSD control register 4. Tables 2.16.3 to 2.16.7 show the address map.

For example, to display 1 character position (the left edge) in block 1, write the character code in address 040016, write color code 1 at 040116, and write color code 2 at 048016. The structure of the OSD RAM is shown in Figure 2.16.25.

**Note :** For blocks of the following dot sizes, the 3nth (n = 1 to 14) character is skipped as compared with ordinary block.

■In OSDL mode: all dot size.

■In OSDS and CDOSD modes of layer 2: 1.5Tc X 1/2H or 1.5Tc X 1H

Accordingly, maximum 22 characters (32-character mode)/28 characters (42-character mode) are only displayed in 1 block. Blocks with dot size of  $1TC \times 1/2H$  and  $1TC \times 1H$ , or blocks on the layer 1. The RAM data for the 3nth character does not effect the display. Any character data can be stored here. And also, note the following only in 32-character mode. As the character is displayed in the 28th's character area in 42-character mode, set ordinarily.

In OSDS mode

The character is not displayed, and only the left 1/3 part of the 22nd character back ground is displayed in the 22nd's character area. When not displaying this back-ground, set transparent for character background color.


• In OSDL mode

Set a blank character or a character of transparent color to the 22nd character.

• In CDOSD mode

The character is not displayed, and color palette color specified by bits 3 to 6 of color code 1 can be output in the 22nd's character area (left 1/3 part).

Display sequence	1		2	3	4	ł	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	
RAM address order	1		2	4	5	7	7	8	10	11	13	14	16	17	19	20	22	23	25	26	28	29	31	32	• 1.5Tc size b • OSDL block
Display sequence	1	2	3	4	56	7	8	9	101	1 12	131	4 15	161	17 18	192	021	22 2	3 24	252	6 27	282	9 30	31	32	
RAM address order	1	2	3	4	5 6	7	8	9	101	112	131	4 15	16 <sup>-</sup>	17 18	192	2021	222	324	25 2	627	28 2	9 30	31	32	• 1Tc size blo





Block	Display Position (from left)	Character Code Specification	Color Code 1 Specification	Color Code 2 Specifica
	1st character	040016	040116	048016
	2nd character	040216	040316	048216
Block 1	31st character	043C16	043D16	04BC16
	32nd character	043E16	043F16	04BE16
	1st character	044016	044116	04C016
	2nd character	044216	044316	04C216
Block 2	: 31st character	: 047C16	: 047D16	: 04FC16
	32nd character	047E16	047F16	04FE16
	1st character	050016	050116	058016
	2nd character	050216	050316	058216
Block 3	: Offet shows the	:	:	:
	31st character	053C16	053D16	05BC16
	32nd character	053E16	053F16	05BE16
	1st character	054016	054116	05C016
<b>D</b> 1 1 1	2nd character	054216	054316	05C216
Block 4	31st character	057C16	057D16	05FC16
	32nd character	057E16	057F16	05FE16
	1st character	060016	060116	068016
	2nd character	060216	060316	068216
Block 5	31st character	: 063C16	: 063D16	: 06BC16
	32nd character	063E16	063F16	06BE16
	1st character	064016	064116	06C016
Dia di O	2nd character	064216	064316	06C216
Block 6	31st character	: 067C16	: 067D16	: 06FC16
	32nd character	067E16	067F16	06FE16
	1st character	070016	070116	078016
Block 7	2nd character	070216	070316	078216
	: 31st character	: 073C16	073D16	: 07BC16
	32nd character	073E16	073F16	07BE16
	1st character	074016	074116	07C016
Block <sup>9</sup>	2nd character	074216	074316	07C216
Block 8	31st character	077C16	077D16	07FC16
	32nd character	077E16	077F16	07FE16
	1st character	080016	080116	088016
	2nd character	080216	080316	088216
Block 9	: 31st character	: 083C16	: 083D16	: 08BC16
	32nd character	083E16	083F16	08BE16
	1st character	084016	084116	08C016
	2nd character	084216	084316	08C216
Block 10	:	:	:	:
	31st character	087C16	087D16	08FC16
	32nd character	087E16	087F16	08FE16



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Block	Display Position (from left)	Character Code Specification	Color Code 1 Specification	Color Code 2 Specification
	1st character	090016	090116	098016
Block 11	2nd character	090216	090316	098216
DIUCK II	: 31st character	:	:	:
		093C16	093D16	09BC16
	32nd character	093E16	093F16	09BE16
	1st character	094016	094116	09C016
<b>D</b> 1 1 1 0	2nd character	094216	094316	09C216
Block 12	31st character	: 097C16	: 097D16	09FC16
	32nd character	097E16	097F16	09FE16
	1st character	0A0016	0A0116	0A8016
	2nd character	0A0216	0A0316	0A8216
Block 13	:	:	:	:
	31st character	0A3C16	0A3D16	0ABC16
	32nd character	0A3E16	0A3F16	0ABE16
	1st character	0A4016	0A4116	0AC016
<b>D</b>	2nd character	0A4216	0A4316	0AC216
Block 14	:	:	:	:
	31st character	0A7C16	0A7D16	0AFC16
	32nd character	0A7E16	0A7F16	0AFE16
	1st character	0B0016	0B0116	0B8016
Block 15	2nd character	0B0216	0B0316	0B8216
DIUCK 10	31st character	: 0B3C16	: 0B3D16	: 0BBC16
	32nd character	0B3E16	0B3F16	0BBE16
	1st character	0B4016	0B4116	0BC016
	2nd character	0B4216	0B4316	0BC216
Block 16	:	:	:	:
	31st character	0B7C16	0B7D16	0BF016
	32nd character	0B7E16	0B7F16	0BFE16

#### Table 2.16.4 Contents of OSD RAM (1st to 32nd character) (continued)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### Table 2.16.5 Contents of OSD RAM (33rd to 42nd character)

Block	Display Position (from left)	Character Code Specification	Color Code 1 Specification	Color Code 2 Specification
	33rd character	0C0016	0C0116	0C8016
	34th character		0 <u>C0316</u>	0C8216
	39th character	0C0C16	0C0D16	0C8C16
Block 1	40th character	0C0E16	0C0F16	0C8E16
	41st character	0E0016	0E0116	0E8016
	42nd character	0E0216	0E0316	0E8216
	33rd character	0C1016	0C1116	0C9016
	34th character	- $        -$	0C1316	0C9216
	:	:	:	:
Block 2	39th character	<u>0C1C16</u>	0 <u>C1D16</u>	<u>0C9C16</u>
	40th character	0C1E16	0C1F16	0C9E16
	41st character	0E0816	0E0916	0E8816
	42nd character	0E0A16	0E0B16	0E8A16
	33rd character	0C2016	0C2116	0CA016
	34th character	0C2216	0C2316	0CA216
	:	:	:	:
Block 3	39th character	0C2C16	0C2D16	0CAC16
	40th character	0C2E16	0C2F16	0CAE16
	41st character	0E1016	0E1116	0E9016
	42nd character	0E1216	0E1316	0E9216
	33rd character	0C3016	0C3116	0CB016
	34th character	0C3216	0C3316	0CB216
	39th character	0C3C16	0C3D16	0CBC16
Block 4	40th character	0C3E16	0C3F16	0CBE16
	41st character	0E1816	0E1916	0E9816
	42nd character	0E1A16	0E1B16	0E9A16
	33rd character	0C4016	0C4116	0CC016
	34th character	$\overline{}$ $\overline{$ $\overline{}$ $\overline{}$ $\overline{}$ $\overline{}$ $\overline{}$ $\phantom{0$	0C4316	0CC216
	:	:	:	:
Block 5	39th character	<u>0C4C16</u>	0C4D16	<u>0CCC16</u>
	40th character	0C4E16	0C4F16	0CCE16
	41st character	0E2016	0E2116	0EA016
	42nd character	0E2216	0E2316	0EA216
	<u>33rd character</u>	<u> </u>	0C5116	0CD016
	34th character	0C5216 :	0C5316 :	0CD216
Block 6	39th character	0C5C16	0C5D16	0CDC16
2.00.0	40th character	0C5E16	0C5F16	0CDE16
	41st character	0E2816	0E2916	0EA816
	42nd character	0E2A16	0E2B16	0EAA16
	33rd character	0C6016	0C6116	0CE016
	34th character	<u> </u>	0C6316	0CE216
Block 7	:	:	:	:
DIOCK /	<u>39th character</u>	<u>0C6C16</u>	0C6D16	0CEC16
	40th character	0C6E16	0C6F16	0CEE16
	41st character	0E3016	0E3116	0EB016
	42nd character	0E3216	0E3316	0EB216



Table 2.16.6	Contents of OSD	RAM (33rd to 4	2nd character)	(continued)
--------------	-----------------	----------------	----------------	-------------

Block	Display Position (from left)	Character Code Specification	Color Code 1 Specification	Color Code 2 Specification
	33rd character	0C7016	0C7116	0CF016
	34th character	0C7216	0C7316	0CF216
	:	:	:	:
Block 8	<u>39th character</u>	<u>0C7C16</u>	<u>0C7D16</u>	<u>0CFC16</u>
	40th character	0C7E16	0C7F16	0CFE16
	41st character	0E3816	0E3916	0EB816
	42nd character	0E3A16	0E3B16	0EBA16
	33rd character	<u>0D0016</u>	0D0116	0D8016
	34th character	0D0216	0D0316	0D8216
	:	:	:	:
Block 9	39th character	<u>0D0C16</u>	<u>0D0D16</u>	0D8C16
	40th character	0D0E16	0D0F16	0D8E16
	41st character	0E4016	0E4116	0EC016
	42nd character	0E4216	0E4316	0EC216
	<u>33rd character</u>	<u>0D1016</u>		0D9016
	34th character	0D1216	0D1316	0D9216
	:	:	:	:
Block 10	<u>39th character</u>	<u>0D1C16</u>	<u>0D1D16</u>	0D9C16
	40th character	0D1E16	0D1F16	0D9E16
	41st character	0E4816	0E4916	0EC816
	42nd character	0E4A16	0E4B16	0ECA16
	33rd character	0D2016	0D2116	0DA016
	34th character	0D2216	0D2316	0DA216
Block 11	39th character	0D2C16	0D2D16	0DAC16
	40th character	0D2E16	0D2F16	0DAE16
	41st character	0E5016	0E5116	0ED016
	42nd character	0E5216	0E5316	0ED216
	<u>33rd character</u>	<u>0D3016</u>	0D3116	0DB016
	34th character	0D3216	0D3316	0DB216
	:	:	:	:
Block 12		0D3C16	0D3D16	0DBC16
	40th character	0D3E16	0D3F16	0DBE16
	41st character	0E5816	0E5916	0ED816
	42nd character	0E5A16	0E5B16	0EDA16
	33rd character	<u>0D4016</u>	0D4116	0DC016
	34th character	0D4216	0D4316	0DC216
Block 13	39th character	: 0D4C16	0D4D16	0DCC16
	40th character	0D4E16	0D4F16	0DCE16
	41st character	0E6016	0E6116	0EE016
	42nd character	0E6216	0E6316	0EE216
	33rd character	0D5016	0D5116	0DD016
		0D5216	0D5316	0DD216
Plook 14		:	:	:
Block 14	39th character	0D5C16	0D5D16	0DDC16
	40th character	0D5E16	0D5F16	0DDE16
	41st character	0E6816	0E6916	0EE816
	42nd character	0E6A16	0E6B16	0EEA16



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Block	Display Position (from left)	Character Code Specification	Color Code 1 Specification	Color Code 2 Specification
	33rd character	0D6016	0D6116	0DE016
	34th character	0D6216	0D6316	0DE216
	:	:	:	:
	39th character	<u>0D6C16</u>	0 <u>D6D16</u>	<u>0DEC16</u>
Block 15	40th character	0D6E16	0D6F16	0DEE16
	41st character	0E7016	0E7116	0EF016
	42nd character	0E7216	0E7316	0EF216
	33rd character	0D7016	0D7116	0DF016
	34th character	0D7216	0D7316	0DF216
	:	:	:	:
Block 16	39th character	<u>0D7C16</u>	<u>0D7D16</u>	
	40th character	0D7E16	0D7F16	0DFE16
	41st character	0E7816	0E7916	0EF816
	42nd character	0E7A16	0E7B16	0EFA16

#### Table 2.16.7 Contents of OSD RAM (33rd to 42nd character) (continued)



#### SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

b2	b1	b	0	b7								b0		b7								I	
C9	RC2	1 RC	20	RC17	RC16	RC15	RC14	RC'	13 I	RC12	RC11	C8		C7	C6	С	5	C4	C3	C2	C1	0	
	I															1						<u> </u>	
Co	lor c	ode 2					Colo	r cod	de 1								Cha	racte	er code				
				CC r	node					(	DSDS/I	_/P n	nod	е					D mod	е			
Bit		Bit n	ame	Э		Functio	on		В	lit nar	ne		F	unctio	on		Bi	t nam	Function				
C0 C1 C2 C3 C4 C5 C6	(Lo	Char co w-ord	de		chara	Specif acter c SD RC	ode in	(Lo		harac code order		ch	ara	Specif cter c SD R(	ode in		-	O coo 7 bits		Specify character code in OSD ROM (color dot)			
C7 C8																	No	ot use	ed				
RC11 RC12	Character	selec Cole	ction or p	alette h bit 0 alette h bit 1	fo (S	fy color r chara See note	Color palette selection bit C Character Color palette selection bit 1 Color palette			D for (Se 1		pecify color palette for character (See note 3)											
RC13				alette h bit 2							palette on bit 2								alette n bit 0	0		.1	
RC14		talic o	cont	rol	0: Ital 1: Ital	ic OFF ic ON					palette on bit 3					Dot color			alette n bit 1	whi colo	ecify a ich sele or palei	ect tte	
RC15	F	lash	cont	trol		sh OF sh ON		Chara			palette on bit C			color	palette	olor			alette n bit 2		OSD R ee note		
RC16	Un	derlin	e co	ontrol		derline derline		Character background			palette on bit 1			e note					alette n bit 3				
RC17	C	OUT2 con		out		T2 outp T2 outp	out OFF out ON	<u> </u>		T2 ou contro					put OFF put ON	'		<sup>-</sup> 2 ou ontro			T2 outp T2 outp		
RC20 RC21	Character background	selec Cole	ction	alette h bit 0 alette h bit 1	for (S	fy color backgr See note		lette Chara Color pale d a selection bi					ecify for b		palette ound	N							
C9		iracte h-ord				fy chai in OSI	racter D ROM			cter c order					racter D ROM	1	No	ot use	ed				

3: Refer to Figure 2.16.26.

4: Only in CDOSD mode, a dot which selects color palette 0 is colored to the color palette set by RC13 to RC16 of OSD RAM in character units. When the character size is 1.5Tc X 1H or 1.5Tc X 1/2H, however, set RCl3 to RC16 and RC17 of all characters (including the 3nth character) within the same block to the same value.

Figure 2.16.25 Structure of OSD RAM

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### (3) OSD RAM (OSD RAM for SPRITE, addresses 100016 to 13E716)


The OSD RAM for SPRITE fonts 1 and 2, consisting of 4 planes for each font, is assigned to addresses 100016 to 13E716. Each plane corresponds to each color palette selection bit and the color palette of each dot is determined from among 16 kinds.

#### Table 2.16.8 OSD RAM address (SPRITE font 1)

Planes		Plane 3	3			Plane	2			Plane	e 1			Plan	e 0		
	(Cold	or paleltte s	election bi	t 3)	(Colo	r paleltte s	election bi	it 2)	(Co	lor paleltte	selection	bit 1)	(Color paleItte selection bit 0)				
Dots	1 to 8	9 to 16	17 to 24	25 to 32	1 to 8	9 to 16	17 to 24	25 to 32	1 to 8	9 to 16	17 to 24	25 to 32	1 to 8	9 to 16	17 to 24	25 to 32	
Bits	b7 to b0	b7 to b0	b7 to b0	b7 to b0	b7 to b0	b7 to b0	b7 to b0	b7 to b0	b7 to b0	b7 to b0	b7 to b0	b7 to b0	b7 to b0	b7 to b0	b7 to b0	b7 to b0	
Line 1	10C016	10C116	11C016	11C116	108016	108116	118016	118116	104016	104116	114016	114116	100016	100116	110016	110116	
Line 2	10C216	10C316	11C216	11C316	108216	108316	118216	118316	104216	104316	114216	114316	100216	100316	110216	110316	
•		•	:	•	•	•	•		:	:	•	•				:	
Line 19	10E416	10E516	11E416	11E516	10A416	10A516	11A416	11A516	106416	106516	116416	116516	102416	102516	112416	112516	
Line 20	10E616	10E716	11E616	11E716	10A616	10A716	11A616	11A716	106616	106716	116616	116716	102616	102716	112616	112716	

#### Table 2.16.9 OSD RAM address (SPRITE font 2)

Planes		Plane 3	3			Plane	2			Plane	e 1		Plane 0				
	(Colo	r paleltte s	election bi	t 3)	(Color paleltte selection bit 2)					olor paleltte	selection	bit 1)	(Color paleItte selection bit 0)				
Dots	1 to 8	9 to 16	17 to 24	25 to 32	1 to 8	9 to 16	17 to 24	25 to 32	1 to 8	9 to 16	17 to 24	25 to 32	1 to 8	9 to 16	17 to 24	25 to 32	
Bits	b7 to b0	b7 to b0	b7 to b0	b7 to b0	b7 to b0	b7 to b0	b7 to b0	b7 to b0	b7 to b0	b7 to b0	b7 to b0	b7 to b0	b7 to b0	b7 to b0	b7 to b0	b7 to b0	
Line 1	12C016	12C116	13C016	13C116	128016	128116	138016	138116	124016	124116	134016	134116	120016	120116	130016	130116	
Line 2	12C216	12C316	13C216	13C316	128216	128316	138216	138316	124216	124316	134216	134316	120216	120316	130216	130316	
	•	:		:	:	:	:	:	:	•	:			:	:		
Line 19	12E416	12E516	13E416	13E516	12A416	12A516	13A416	13A516	126416	126516	136416	136516	122416	122516	132416	132516	
Line 20	12E616	12E716	13E616	13E716	12A616	12A716	13A616	13A716	126616	126716	136616	136716	122616	122716	132616	132716	





SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.16.7 Character Color

As shown in Figure 2.16.26, there are 16 built-in color codes. Color palette 0 is fixed at transparent, and color palette 8 is fixed at black. The remaining 14 colors can be set to any of the 512 colors available. The setting procedure for character colors is as follows:

- OSDS/L/P mode ...... 16 kinds
   Color palettes are set by bits RC11 to RC14 of the OSD RAM.
- CDOSD mode ..... 16 kinds
- Color palettes are set in dot units according to CD font data.

Only in CDOSD mode, a dot which selects color palette 0 or 8 is colored to the color palette set by RC13 to RC16 of OSD RAM in character units (refer to Figure 2.16.28).

- SPRITE display ...... 16 kinds Color palettes are set in dot units according to the CD font data.
- **Notes 1:** Color palette 8 is always selected for bordering and solid space output (OUT 1 output) regardless of the set value in the register.
  - 2: Color palette 0 (transparent) and the transparent setting of other color palettes will differ. When there are multiple layers overlapping (on top of each other, piled up), and the priority layer is color palette 0 (transparent), the bottom layer is displayed, but if the priority layer is the transparent setting of any other color palette, the background is displayed without displaying the bottom layer (refer to Figure 2.16.28).

### 2.16.8 Character Background Color

The display area around the characters can be colored in with a character background color. Character background colors are set in character units.

- OSDS/L/P mode ...... 16 kinds
   Color palettes are set by bits RC15, RC16, RC20, and RC21 of the OSD RAM.

Note: The character background is displayed in the following part:

(character display area) – (character font) – (border).

Accordingly, the character background color and the color signal for these two sections cannot be mixed.






Figure 2.16.26 Color palette selection






Figure 2.16.27 Set of color palette 0 or 8 in CDOSD mode




Figure 2.16.28 Difference between color palette 0 (transparent) and transparent setting of other color palettes






Figure 2.16.29 OSD control register 3






Figure 2.16.30 Color palette register i (i = 1 to 7, 9 to 15)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.16.9 OUT1, OUT2 Signals

The OUT1, OUT2 signals are used to control the luminance of the video signal. The output waveform of the OUT1, OUT2 signals is controlled by bit 6 of the color palette register i (refer to Figure 2.16.30), bits 0 to 2 of the block control register i (refer to Figure 2.16.4) and RC17 of OSD RAM. The setting values for controlling OUT1, OUT2 and the corresponding output waveform is shown in Figure 2.16.31.




Figure 2.16.31 Setting value for controlling OUT1, OUT2 and corresponding output waveform



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.16.10 Attribute

The attributes (flash, underline, italic fonts) are controlled to the character font. The attributes for each character are specified by RC14 to RC16 of OSD RAM (refer to Figure 2.16.26). The attributes to be controlled are different depending on each mode.

CC mode ...... Flash, underline, italic for each character

OSDS/P mode ...... Border (all bordered, shadow bordered can be selected) for each block

### (1) Under line

The underline is output at the 23rd and 24th lines in vertical direction only in the CC mode. The underline is controlled by RC16 of OSD RAM. The color of underline is the same color as that of the character font.

### (2) Flash

The parts of the character font, the underline, and the character background are flashed only in the CC mode. The flash for each character is controlled by RC15 of OSD RAM. The ON/OFF for flash is controlled by bit 3 of the OSD control register 1 (refer to Figure 2.16.3). When this bit is "0, " only character font and underline flash. When "1," for a character without solid space output, R, G, B and OUT1 (all display area) flash, for a character with solid space output, only R, G, and B (all display area) flash. The flash cycle bases on the VSYNC count.

<NTSC method>

■ When bit 4 = "0"	· VSYNC cycle X 24 $\approx$ 400 ms (at flash ON)
	· VSYNC cycle X 8 $\approx$ 133 ms (at flash OFF)
■ When bit 4 = "1"	• VSYNC cycle X 48 $\approx$ 800 ms (at flash ON)
	• VSYNC cycle X 8 $\approx$ 133 ms (at flash OFF)

### (3) Italic

The italic is made by slanting the font stored in OSD ROM to the right only in the CC mode. The italic is controlled by RC14 of OSD RAM.

The display example attribute is shown in Figure 2.16.33. In this case, "R" is displayed.

- Notes 1: When setting both the italic and the flash, the italic character flashes.
  - **2:** When a flash character (with flash character background) adjoin on the right side of a nonflash italic character, parts out of the non-flash italic character is also flashed.
  - 3: OUT2 is not flashed.
  - 4: When the pre-divide ratio = 1, the italic character with slant of 1 dot X 5 steps is displayed; when the pre-divide ratio = 2, the italic character with slant of 1/2 dot X 10 steps is displayed (refer to Figure 2.16.32 (c), (d)). However, when displaying the italic character with the pre-divide ratio = 1, set the OSD clock frequency to 11 MHz to 14 MHz.
  - **5:** The boundary of character color is displayed in italic. However, the boundary of character background color is not affected by the italic (refer to Figure 2.16.33).
  - **6:** The adjacent character (one side or both side) to an italic character is displayed in italic even when the character is not specified to display in italic (refer to Figure 2.16.33).
  - 7: When displaying the 32nd character (in 32-character mode)/42nd character (in 42-character mode) in the italic and when solid space is off (OC14 = "0"), parts out of character area is not displayed (refer to Figure 2.16.33).






Figure 2.16.32 Example of attribute display (in CC mode)






Figure 2.16.33 Example of italic display



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### (4) Border

The border is output in the OSDS/P mode. The all bordered (bordering around of character font) and the shadow bordered (bordering right and bottom sides of character font) are selected (refer to Figure 2.16.34) by bit 2 of the OSD control register 1 (refer to Figure 2.16.3). The ON/OFF switch for borders can be controlled in block units by bits 0 to 2 of the block control register i (refer to Figure 2.16.4). The OUT1 signal is used for border output. The border color is fixed at color palette 8 (block). The border color for each screen is specified by the border color register i.

The horizontal size (x) of border is 1Tc (OSD clock cycle divided in the pre-divide circuit) regardless of the character font dot size. However, only when the pre-divide ratio = 2 and character size = 1.5Tc, the horizontal size is 1.5Tc. The vertical size (y) different depending on the screen scan mode and the vertical dot size of character font.

Notes 1 : The border dot area is the shaded area as shown in Figure 2.16.36.

- **2**: When the border dot overlaps on the next character font, the character font has priority (refer to Figure 2.16.37 A). When the border dot overlaps on the next character back ground, the border has priority (refer to Figure 2.16.37 B).
- 3: The border in vertical out of character area is not displayed (refer to Figure 2.16.38).




Figure 2.16.34 Example of border display




Figure 2.16.35 Horizontal and vertical size of border






Figure 2.16.36 Border area




Figure 2.16.37 Border priority



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.16.11 Automatic Solid Space Function

This function generates automatically the solid space (OUT1 or OUT2 blank output) of the character area in the CC mode.

The solid space is output in the following area :

• the character area except character code "00916 "

•the character area on the left and right sides

This function is turned on and off by bit 4 of the OSD control register 1 (refer to Figure 2.16.3).

OUT1 or OUT2 output is selected by bit 3 of the OSD control register 2.

- **Notes 1:** When selecting OUT1 as solid space output, character background color with solid space output is fixed to color palette 8 (black) regardless of setting.
  - 2: When selecting any font except blank font as the character code "00916," the set font is output.

Bit 4 of OSD control register 1		0					1	
Bit 3 of OSD control register 2	0		1		0		1	
RC17 of OSD RAM	0	1	0	1	0	1	0	1
OUT1 output signal	•Character font area •Character background area		•Character font area •Character background area		•Solid space area		•Character font area •Character background area	
OUT2 output signal	OFF	•Character display area	OFF	•Character display area	OFF	•Character display area		•Solid space •Character display area

#### Table 2.16.10 Setting for automatic solid space




Figure 2.16.38 Display screen example of automatic solid space



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.16.12 Particular OSD Mode Block

This function can display with mixing the fonts below within the OSDP mode block.

<horizontal dot structure with vertical dot structure of 20 dots>

- 16 dots
- 12 dots
- 8 dots
- 4 dots

Each font is selected by a character code. Figure 2.16.39 shows the display example of particular OSD mode block and Table 2.16.11 shows the corresponding between character codes and display fonts.

**Note:** As for 8 X 20-dot and 4 X 20-dot fonts, only these character background color can be displayed. And also, any character is not displayed on the right side area nor any following areas of these fonts.




Figure 2.16.39 Display example of OSD mode block



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Character code	Display fonts	Notes
00016 to 0EF16, 10016 to 2FF16 (except 10016, 18016, 20016, 28016)	soport	
0F016 to 0FD16	sport sport	<ul> <li>The left 12-dot part (16 X 12 dots) of set font is displayed.</li> <li>In CC and OSDS modes, entire part (16 X 20 dots) of set font is displayed.</li> </ul>
3FE16	spool	<ul> <li>The blank font (only character background) is displayed.</li> <li>Any character is not displayed on the right side area nor any following areas of this font.</li> <li>Do not set this font for the 1st character (left edge) of a block.</li> </ul>
3FF16		<ul> <li>The blank font (only character background) is displayed.</li> <li>Any character is not displayed on the right side area nor any following areas of this font.</li> <li>Do not set this font for the 1st character (left edge) of a block.</li> </ul>

#### Table 2.16.11 Corresponding between character codes and display fonts



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.16.13 Multiline Display

This microcomputer can ordinarily display 16 lines on the CRT screen by displaying 16 blocks at different vertical positions. In addition, it can display up to 16 lines by using OSD1 interrupts.

An OSD1 interrupt request occurs at the point at which display of each block has been completed. In other words, when a scanning line reaches the point of the display position (specified by the vertical position registers) of a certain block, the character display of that block starts, and an interrupt occurs at the point at which the scanning line exceeds the block. The mode in which an OSD1 interrupt occurs is different depending on the setting of the OSD control register 2 (refer to Figure 2.16.7).

- When bit 7 of the OSD control register 2 is "0"
- An OSD1 interrupt request occurs at the completion of layer 1 block display.
- When bit 7 of the OSD control register 2 is "1"
   An OSD1 interrupt request occurs at the completion of layer 2 block display.
- Notes 1: An OSD1 interrupt does not occur at the end of display when the block is not displayed. In other words, if a block is set to off display by the display control bit of the block control register i (addresses 021016 to 021F16), an OSD1 interrupt request does not occur (refer to Figure 2.16.41 (A)).
  - **2:** When another block display appears while one block is displayed, an OSD1 interrupt request occurs only once at the end of the another block display (refer to Figure 2.16.40 (B)).
  - **3:** On the screen setting window, an OSD1 interrupt occurs even at the end of the CC mode block (off display) out of window (refer to Figure 2.16.40 (C)).




Figure 2.16.40 Note on occurrence of OSD1 interrupt

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.16.14 SPRITE OSD Function

This is especially suitable for cursor and other displays as its function allows for display in any position, regardless of the validity of block OSD displays or display positions. SPRITE font consists of 2 characters: SPRITE fonts 1 and 2. Each SPRITE font is a RAM font consisting of 32 horizontal dots X 20 vertical dots, 4 planes, and 4 bits of data per dot. Each plane has corresponding color palette selection bit, and 16 kinds of color palettes can be selected by the plane bit combination (three bits) for each dot. The color palette is set in dot units according to the OSD RAM (SPRITE) contents from among the selection range. It is possible to add arbitrary font data by software as the SPRITE fonts consist of RAM font.

The SPRITE OSD control register can control SPRITE display and dot size. The display position can also be set independently of the block display by the SPRITE horizontal position registers and the sprite horizontal vertical position registers. The vertical fonts 1 and 2 can be set independently. An OSD interrupt request occurs at each completion of font display. The horizontal position is set in 2048 steps in 2Tosc units, and the vertical position is set in 1024 steps in 1TH units.

When SPRITE display overlaps with other OSD displays, SPRITE display is always given priority. However, the SPRITE display overlaps with the display which includes OUT2 output, OUT2 in the OSD is output without masking.

Notes 1: The SPRITE OSD function cannot output OUT2.

- **2:** When using SPRITE OSD, do not set HS  $\leq$  "00316", HS  $\geq$  "80016."
- **3:** When using SPRITE OSD, do not set VSi = "00016," VSi  $\geq$  "40016."
- **4:** When displaying with SPRITE fonts 1 and 2 overlapped, the SPRITE font with a larger set value as the vertical display start position is displayed. When the set values of the vertical display start position are the same, the SPRITE font 1 is displayed.




Figure 2.16.41 SPRITE OSD display example



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

b7 b6 b5 b4 b3 b2 b1 b0	S	SC 020110		
	Bit symbol	Bit name	Function	RW
	SC0	SPRITE font 1 control bit	0: Do not display 1: Display	00
· · · · · · · · · · · · · · · · · · ·	SC1	Pre-divide ratio selection bit	0: Pre-divide ratio 1 1: Pre-divide ratio 2	00
· · · · · · · · · · · · · · · · · · ·	SC2	Dot size selection bits	b3 b2 0 0: 1Tc X 1/2H 0 1: 1Tc X 1H	0 0
	SC3		1 0: 2Tc X 1H 1 1: 2Tc X 2H	00
	SC4	SPRITE font 2 control bit	0: Do not display 1: Display	00
		l igned. to write to these bits, ead, turns out to be "		

Figure 2.16.42 SPRITE OSD control register



Г





Figure 2.16.43 SPRITE horizontal position register







SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.16.15 Window Function

The window function can be set windows on-screen and output OSD within only the area where the window is set.

The ON/OFF for vertical window function is performed by bit 5 of the OSD control register 1 and is used to select vertical window function or vertical blank function by bit 6 of the OSD control register 2. Accordingly, the vertical window function cannot be used simultaneously with the vertical blank function. The display mode to validate the window function is selected by bits 5 to 7 of the OSD control register 3. The top border is set by the top border control register (TBR) and the bottom border is set by the bottom border (BBR).

The ON/OFF for horizontal window function is performed by bit 4 of the OSD control register 2 and is used interchangeably for the horizontal blank function with bit 5 of the OSD control register 2. Accordingly, the horizontal blank function cannot be used simultaneously with the horizontal window function. The display mode to validate the window function is selected by bits 5 to 7 of the OSD control register 3. The left border is set by the left border control register (LBR), and the right border is set by the right border control register (RBR).

- **Notes 1:** Horizontal blank and horizontal window, as well as vertical blank and vertical window can not be used simultaneously.
  - 2: When the window function is ON by OSD control registers 1 and 2, the window function of OUT2 is valid in all display mode regardless of setting value of the OSD control register 3 (bits 5 to 7). For example, even when make the window function valid in only CC mode, the function of OUT2 is valid in OSDS/L/P and CDOSD modes.
  - **3:** As for SPRITE display, the window function does not operate.




Figure 2.16.45 Example of window function (When CC mode is valid)

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.16.16 Blank Function

The blank function can output blank (OUT1) area on all sides (vertical and horizontal) of the screen. This provides the blank signal, wipe function, etc., when outputting a 3 : 4 image on a wide screen.

The ON/OFF for vertical blank function is performed by bit 5 of the OSD control register 1 and is used to select vertical window function or vertical blank function by bit 6 of the OSD control register 2. Accordingly, the vertical blank function cannot be used simultaneously with the vertical window function. The top border is set by the top border control register (TBR), and the bottom border is set by the bottom border control register (BBR), in 1H units.

The ON/OFF for horizontal blank function is performed by bit 4 of the OSD control register 2 and is used interchangeably for the horizontal window function with bit 5 of the OSD control register 2. Accordingly, the horizontal blank function cannot be used simultaneously with the horizontal window function. The left border is set by the left border control register (LBR) and the right border is set by the right border control register (RBR), in 4Tosc units.

The OSD output (except raster) in area with blank output is not deleted.

These blank signals are not output in the horizontal/vertical blanking interval.

- **Notes 1.** Horizontal blank and horizontal window, as well as vertical blank and vertical window can not be used simultaneously.
  - 2. When using the window function, be sure to set "1" to bit 0 of OSD control register 1.




Figure 2.16.46 Blank output example (when OSD output is B + OUT1)









Figure 2.16.47 Top border control register




















SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### 2.16.17 Raster Coloring Function

An entire screen (raster) can be colored by setting the bits 6 to 0 of the raster color register. Since each of the R, G, B, OUT1, and OUT2 pins can be switched to raster coloring output, 512 raster colors can be obtained.

When the character color/the character background color overlaps with the raster color, the color (R, G, B, OUT1, OUT2), specified for the character color/the character background color, takes priority of the raster color. This ensures that the character color/the character background color is not mixed with the raster color.

The raster color register is shown in Figure 2.16.51, the example of raster coloring is shown in Figure 2.16.52.



Note: Raster is not output to the area which includes blank area.

Figure 2.16.51 Raster color register




Figure 2.16.52 Example of raster coloring



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### 2.16.18 Scan Mode

This microcomputer has the bi-scan mode for corresponding to HSYNC of double speed frequency. In the bi-scan mode, the vertical start display position and the vertical size is two times as compared with the normal scan mode. The scan mode is selected by bit 1 of the OSD control register 1 (refer to Figure 2.16.3).

#### Table 2.16.12 Setting for scan mode

Parameter Scan Mode	Normal Scan	Bi-Scan
Bit 1 of OSD control register 1	0	1
Vertical display start position	Value of vertical position register X 1H	Value of vertical position register X 2H
Vertical dot size	1Tc 🗙 1/2H	1Tc X 1H
	1Tc X 1H	1Tc X 2H
	2Tc X 2H	2Tc X 4H
	3Tc 🗙 3H	3Tc 🗙 6H

## 2.16.19 R, G, B Signal Output Control

The form of R, G, B signal output is controlled by bit 2 of the OSD control register 2 as the table below.

Table 2.16.13	R, G, B	signal output	control
---------------	---------	---------------	---------

Bit 2 of OSD control register 2	Form of R, G, B signal output
0	Each R, G, B pin outputs 2 values (digital output).
1	Each R, G, B pin outputs 8 values (analog output).



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 2.16.20 OSD Reserved Register






Figure 2.16.53 OSD reserved register i (i=1, 2)











SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### 2.17 Programmable I/O Ports

There are 46 programmable I/O ports: P00–P07, P20–P27, P30–P37, P40–P43, P50, P52, P53, P62, P63, P67, P70–P72, P74, P76, P82, P90, P93, P94, P100 and P101. Each port can be set independently for input or output using the direction register. A pull-up resistance for each block of 4 ports can be set. Figures 2.17.1 to 2.17.3 show the programmable I/O ports.

Each pin functions as a programmable I/O port and as the I/O for the built-in peripheral devices.

To use the pins as the inputs for the built-in peripheral devices, set the direction register of each pin to input mode. When the pins are used as the outputs for the built-in peripheral devices (other than the D-A converter), they function as outputs regardless of the contents of the direction registers. When pins are to be used as the outputs for the D-A converter, do not set the direction registers to output mode. See the descriptions of the respective functions for how to set up the built-in peripheral devices.

### 2.17.1 Direction Registers

Figures 2.17.5 to 2.17.12 show the direction registers.

These registers are used to choose the direction of the programmable I/O ports. Each bit in these registers corresponds one for one to each I/O pin.

#### (1) Effect of the protection register

Data written to the direction register of P9 is affected by the protection register. The direction register of P9 cannot be easily written.

#### 2.17.2 Port Registers

Figures 2.17.13 to 2.17.20 show the port registers.

These registers are used to write and read data for input and output to and from an external device. A port register consists of a port latch to hold output data and a circuit to read the status of a pin. Each bit in port registers corresponds one for one to each I/O pin.

#### (1) Reading a port register

With the direction register set to output, reading a port register takes out the content of the port register, not the content of the pin. With the direction register set to input, reading the port register takes out the content of the pin.

#### (2) Writing to a port register

With the direction register set to output, the level of the written values from each relevant pin is output by writing to a port register. Writing to the port register, with the direction register set to input, inputs a value to the port register, but nothing is output to the relevant pins. The output level remains floating.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### 2.17.3 Pull-up Control Registers

Figures 2.17.24 to 2.17.26 show the pull-up control registers.

The pull-up control register can be set to apply a pull-up resistance to each block of 4 ports. When ports are set to have a pull-up resistance, the pull-up resistance is connected only when the direction register is set for input.






Figure 2.17.1 Programmable I/O ports (1)




Figure 2.17.2 Programmable I/O ports (2)






Figure 2.17.3 Programmable I/O ports (3)






Figure 2.17.4 I/O pins






Figure 2.17.5 Port Pi direction register (i = 0, 2, 3)




Figure 2.17.6 Port P4 direction register




Figure 2.17.7 Port P5 direction register




Figure 2.17.8 Port P6 direction register



b7         b6         b5         b4         b3         b2         b1         b0           0         0         0         1 <th>Symbol PD7</th> <th>Address 03EF16</th> <th>When reset 0016</th> <th></th>	Symbol PD7	Address 03EF16	When reset 0016	
	Bit symbol	Bit name	Function	R١
	PD7_0	Port P70 direction register	0 : Input mode	0
	PD7_1	Port P71 direction register	(Functions as an input port) 1 : Output mode	0
	PD7_2	Port P72 direction register	(Functions as an output port)	0
	Reserved bit		Must always be set to "1"	0
	PD7_4	Port P74 direction register	0 : Input mode (Functions as an input port) 1 : Output mode (Functions as an output port)	00
	Reserved bit		Must always be set to "0"	0
I	PD7_6	Port P76 direction register	0 : Input mode (Functions as an input port) 1 : Output mode (Functions as an output port)	0(
	Reserved bit	1	Must always be set to "0"	0






Figure 2.17.10 Port P8 direction register

b7 b6 b5 b4 b3 b2 b1 1 1 1 1 1 1 1 1 1	b0 Symbol PD9	Address 03F316	When reset 0016	
	Bit symbol	Bit name	Function	R
	PD9_0	Port P90 direction register	0 : Input mode (Functions as an input port) 1 : Output mode (Functions as an output port)	00
	Reserved bits	5	Must always be set to "1"	0
	PD9_3	Port P93 direction register	0 : Input mode (Functions as an input port)	00
	PD9_4	Port P94 direction register	1 : Output mode (Functions as an output port)	00
	Reserved bits	\$	Must always be set to "1"	00

Figure 2.17.11 Port P9 direction register




Figure 2.17.12 Port P10 direction register



b7 b6 b5 b4 b3 b2 b1 b0	Syn Pi (i = 0, 2,	nbol 3) 03E016	Address When r 5, 03E416, 03E516 Indeterm	
	Bit symbol	Bit name	Function	RW
	- Pi_0	Port Pio register	Data is input and output to and from	00
	- Pi_1	Port Pi1 register	each pin by reading and writing to	00
· · · · · · · · · · · · · · · · · · ·	- Pi_2	Port Pi2 register	and from each corresponding bit	00
	- Pi_3	Port Pi3 register	0 : "L" level data 1 : "H" level data	00
	- Pi_4	Port Pi4 register		00
	- Pi_5	Port Pi5 register	(i = 0, 2, 3)	00
	- Pi_6	Port Pi6 register		00
l	- Pi_7	Port Pi7 register		00

Figure 2.17.13 Port Pi register (i = 0, 2, 3)




Figure 2.17.14 Port P4 register



b7 b6 b5 b4 b3 b2 b1 b 0 0 0 0 0 0	<sup>⁰</sup> Symbol P5	Address 03E916	When reset Indeterminate	
	Bit symbol	Bit name	Function	RW
	P5_0	Port P50 register	Data is input and output to and from each pin by reading and writing to and from each corresponding bit 0 : "L" level data 1 : "H" level data	oc
····	Reserved bit	•	Must always be set to "0"	0 c
	P5_2	Port P52 register	Data is input and output to and from each pin by reading and writing to	O C
· · · · · · · · · · · · · · · · · · ·	P5_3	Port P53 register	<ul> <li>and from each corresponding bit</li> <li>0 : "L" level data</li> <li>1 : "H" level data</li> </ul>	O C
	Reserved bit	•	Must always be set to "0"	0 c
L	P5_5	Port P55 register	Data is input and output to and from each pin by reading and writing to and from each corresponding bit 0 : "L" level data 1 : "H" level data	o c
[]	- Reserved bit	S	Must always be set to "0"	o c






Figure 2.17.16 Port P6 register



b7 b6 b5 b4 b3 b2 b1 b0 0 0 0 0 0	Symbol P7	Address 03ED16	When reset Indeterminate	
	Bit symbol	Bit name	Function	RV
	P7_0	Port P70 register	Data is input and output to and from	00
	P7_1	Port P71 register	<ul> <li>each pin by reading and writing to and from each corresponding bit</li> <li>0 : "L" level data</li> </ul>	00
	P7_2	Port P72 register	1 : "H" level data	00
	Reserved bit	-	Must always be set to "0"	00
<u> </u>	. P7_4	Port P74 register	Data is input and output to and from each pin by reading and writing to and from each corresponding bit 0 : "L" level data 1 : "H" level data	00
· · · · · · · · · · · · · · · · · · ·	Reserved bit	-	Must always be set to "0"	00
l	P7_6	Port P76 register	Data is input and output to and from each pin by reading and writing to and from each corresponding bit 0 : "L" level data 1 : "H" level data	00
	Reserved bit	-	Must always be set to "0"	00

Figure 2.17.17 Port P7 register




Figure 2.17.18 Port P8 register




Figure 2.17.19 Port P9 register




Figure 2.17.20 Port P10 register



Port reserved register b7 $b6$ $b5$ $b4$ $b3$ $b2$ $b1$ $b00 0 0 0 0 0 0 0 0 0$	i Symbpl PR1	Address 03E116	When reset Indeterminate	
	Bit symbol	Bit name	Function	R
	Reserved bits		Must always be set to "0"	0

Figure 2.17.21 Port reserved register 1




Figure 2.17.22 Port reserved register 2




Figure 2.17.23 Port reserved register 3




Figure 2.17.24 Pull-up control register 0




Figure 2.17.25 Pull-up control register 1




Figure 2.17.26 Pull-up control register 2



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### Table 2.17.1 Example connection of unused pins in single-chip mode

Pin name	Connection
Ports P0, P2 to P10	After setting for input mode, connect every pin to Vss or Vcc via a resistor; or after setting for output mode, leave these pins open.
XOUT (Note)	Open
AVcc	Connect to Vcc
CNVss	Connect via resistor to Vss (pull-down)

Note: With external clock input to XIN pin.




Figure 2.17.27 Example connection of unused pins



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### **3. USAGE PRECAUTION**

### 3.1 Timer A (timer mode)

(1) Reading the timer Ai register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Ai register with the reload timing gets "FFFF16". Reading the timer Ai register after setting a value in the timer Ai register with a count halted but before the counter starts counting gets a proper value.

### 3.2 Timer A (event counter mode)

- (1) Reading the timer Ai register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Ai register with the reload timing gets "FFFF16" by underflow or "000016" by overflow. Reading the timer Ai register after setting a value in the timer Ai register with a count halted but before the counter starts counting gets a proper value.
- (2) When stop counting in free run type, set timer again.

#### 3.3 Timer A (one-shot timer mode)

- (1) Setting the count start flag to "0" while a count is in progress causes as follows:
  - The counter stops counting and a content of reload register is reloaded.
  - The TAiOUT pin outputs "L" level.
  - The interrupt request generated and the timer Ai interrupt request bit goes to "1".
- (2) The timer Ai interrupt request bit goes to "1" if the timer's operation mode is set using any of the following procedures:
  - Selecting one-shot timer mode after reset.
  - Changing operation mode from timer mode to one-shot timer mode.
  - Changing operation mode from event counter mode to one-shot timer mode.

Therefore, to use timer Ai interrupt (interrupt request bit), set timer Ai interrupt request bit to "0" after the above listed changes have been made.

#### 3.4 Timer A (pulse width modulation mode)

- (1) The timer Ai interrupt request bit becomes "1" if setting operation mode of the timer in compliance with any of the following procedures:
  - Selecting PWM mode after reset.
  - Changing operation mode from timer mode to PWM mode.
  - Changing operation mode from event counter mode to PWM mode.

Therefore, to use timer Ai interrupt (interrupt request bit), set timer Ai interrupt request bit to "0" after the above listed changes have been made.

(2) Setting the count start flag to "0" while PWM pulses are being output causes the counter to stop counting. If the TAiOUT pin is outputting an "H" level in this instance, the output level goes to "L", and the timer Ai interrupt request bit goes to "1". If the TAiOUT pin is outputting an "L" level in this instance, the level does not change, and the timer Ai interrupt request bit does not becomes "1".



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### 3.5 Timer B (timer mode, event counter mode)

(1) Reading the timer Bi register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Bi register with the reload timing gets "FFFF16". Reading the timer Bi register after setting a value in the timer Bi register with a count halted but before the counter starts counting gets a proper value.

#### 3.6 Timer B (pulse period, pulse width measurement mode)

- (1) If changing the measurement mode select bit is set after a count is started, the timer Bi interrupt request bit goes to "1".
- (2) When the first effective edge is input after a count is started, an indeterminate value is transferred to the reload register. At this time, timer Bi interrupt request is not generated.

### 3.7 A-D Converter

- (1) Write to each bit (except bit 6) of A-D control register 0, to each bit of A-D control register 1, and to bit 0 of A-D control register 2 when A-D conversion is stopped (before a trigger occurs).
   In particular, when the Vref connection bit is changed from "0" to "1", start A-D conversion after an elapse of 1 µs or longer.
- (2) When changing A-D operation mode, select analog input pin again.
- (3) When using A-D converter in the one-shot mode and in the single sweep mode After confirming the completion of A-D conversion, read the A-D register (the completion of A-D conversion is determined by A-D interrupt request bit).
- (4) When using A-D converter in the repeat mode and in the repeat sweep mode Use the main clock without dividing as the internal clock of CPU.
- (5) The A-D conversion in the sweep mode needs the time as follows; (number of sweep pins + 2 pins) X repeat times X A-D conversion time for 1 pin.
- (6) When operating OSD or operating data slicer using the HSYNC and VSYNC input, do not use the A-D sweap mode (single sweap mode, repeat sweap mode 0, and repeat sweap mode 1).

#### 3.8 Stop Mode and Wait Mode

- (1) When returning from stop mode by hardware reset, RESET pin must be set to "L" level until main clock oscillation is stabilized.
- (2) When switching to either wait mode or stop mode, instructions occupying four bytes either from the WAIT instruction or from the instruction that sets the every-clock stop bit to "1" within the instruction queue are perfected and then the program stops. So put at least four NOPs in succession either to the WAIT instruction or to the instruction that sets the every-clock stop bit to "1."



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### 3.9 Interrupts

- (1) Reading address 0000016
  - When maskable interrupt is occurred, CPU read the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence.

The interrupt request bit of the certain interrupt written in address 0000016 will then be set to "0". Reading address 0000016 by software sets enabled highest priority interrupt source request bit to "0".

Though the interrupt is generated, the interrupt routine may not be executed.

Do not read address 0000016 by software.

- (2) Setting the stack pointer
  - The value of the stack pointer immediately after reset is initialized to 000016. Accepting an interrupt before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value in the stack pointer before accepting an interrupt.
- (3) External interrupt
  - When the polarity of the INT<sub>0</sub> and INT<sub>1</sub> pins is changed, the interrupt request bit is sometimes set to "1." After changing the polarity, set the interrupt request bit to "0."
- (4) Rewrite the interrupt control register
  - To rewrite the interrupt control register, do so at a point that does not generate the interrupt request for that register. If there is possibility of the interrupt request occur, rewrite the interrupt control register after the interrupt is disabled. The program examples are described as follow:

Example 1: INT SWITCH	41.	
FCLR AND.B NOP NOP	I #00h, 0055h	; Disable interrupts. ; Clear TA0IC int. priority level and int. request bit.
FSET	I	; Enable interrupts.
Example 2: INT_SWITCH FCLR AND.B MOV.W FSET	l #00h, 0055h MEM, R0	; Disable interrupts. ; Clear TA0IC int. priority level and int. request bit. ; Dummy read. ; Enable interrupts.
Example 3: INT_SWITCH PUSHC FCLR AND.B POPC	FLG I #00h, 0055h	; Push Flag register onto stack ; Disable interrupts. ; Clear TA0IC int. priority level and int. request bit. ; Enable interrupts.

The reason why two NOP instructions or dummy read are inserted before FSET I in Examples 1 and 2 is to prevent the interrupt enable flag I from being set before the interrupt control register is rewritten due to effects of the instruction queue.

• When a instruction to rewrite the interrupt control register is executed but the interrupt is disabled, the interrupt request bit is not set sometimes even if the interrupt request for that register has been generated. This will depend on the instruction. If this creates problems, use the below instructions to change the register.

Instructions : AND, OR, BCLR, BSET



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 3.10 Built-in PROM Version

### 3.10.1 All Built-in PROM Versions

High voltage is required to program to the built-in PROM. Be careful not to apply excessive voltage. Be especially careful during power-on.

### 3.10.2 One Time PROM Version

One Time PROM versions shipped in blank, of which built-in PROMs are programmed by users, are also provided. For these microcomputers, a programming test and screening are not performed in the assembly process and the following processes. To improve their reliability after programming, we recommend to program and test as flow shown in Figure 3.10.1 before use.




Figure 3.10.1 Programming and test flow for One Time PROM version



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### 4. ITEMS TO BE SUBMITTED WHEN ORDERING MASKED ROM VERSION

Please submit the following when ordering masked ROM products.

- (1) Mask ROM confirmation form
- (2) Mark specification sheet
- (3) ROM data : EPROMs (3 sets)

\*: In the case of EPROMs, there sets of EPROMs are required per pattern.

\*: In the case of floppy disks, 3.5-inch double-sided high-density disk (IBM format) is required per pattern.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### **5. ELECTRICAL CHARACTERISTICS**

### 5.1. Absolute Maximum Ratings

#### Table 5.1.1 Absolute maximum ratings

Symbol	Parameter	Condition	Rated value	Unit
Vcc	Supply voltage		-0.3 to 6.0	V
AVcc	Analog supply voltage		-0.3 to 6.0	V
Vı	Input voltage P00 to P07, P20 to P27, P30 to P37, P40 to P43, P50, P52, P53, P55, P62, P63, P67, P70, P71, P72, P74, P76, P82, P90, P93, P94, P100, P101, XIN, OSC1, RESET		-0.3 to Vcc+0.3	V
VI	Input voltage CNVss		-0.3 to 6.0 (Note)	V
Vo	Output voltage P00 to P07, P20 to P27, P30 to P37, P40 to P43, P50, P52, P53, P55, P62, P63, P67, P70, P71, P72, P74, P76, P82, P90, P93, P94, P100, P101, R, G, B, OUT1, OUT2, OSC2, XouT		-0.3 to Vcc+0.3	V
Pd	Power dissipation	Ta=25 °C	500	mW
Topr	Operating ambient temperature		-10 to 70	°C
Tstg	Storage temperature		-40 to 125	°C

Note: When writing to EPROM, only CNVss is -0.3 to 13(V).



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### **5.2 Recommended Operating Conditions**

# Table 5.2.1 Recommended operating conditions (referenced to Vcc = 4.5 V to 5.5 V at Ta = - 10 °C to 70 °C unless otherwise specified)

Currence of	Deremeter			Standard		Unit
Symbol	Parameter		Min	Тур.	Max.	
Vcc	Supply voltage (Note 3)	e 3)			5.5	V
AVcc	Analog supply voltage (Note 3)	ply voltage (Note 3)				V
Vss	Supply voltage			0		V
Viн	P50, P52, P53, P55, P62 P70, P71, P72, P74, P76 P90, P93, P <u>94, P10</u> 0, P1	P00 to P07, P20 to P27, P30 to P37, P40 to P43, P50, P52, P53, P55, P62, P63, P67, P70, P71, P72, P74, P76, P82, P90, P93, P <u>94, P100</u> , P101, XIN, OSC1, RESET, CNVss			Vcc	V
VIL	LOW input voltage P00 to P07, P20 to P27, P50, P52, P53, P55, P62 P70, P71, P72, P74, P76 P90, P93, P <u>94, P100</u> , P1 XIN, OSC1, RESET, CN	, P63, P67, , P82, 01,	0		0.2Vcc	V
IOH (peak)	current P50, P52, P53, P55, P62,	P00 to P07, P20 to P27, P30 to P37, P40 to P43, P50, P52, P53, P55, P62, P63, P67, P72, P74, P76, P82, P90, P93, P94, P100, P101, R, G, B, OUT1, OUT2			-10.0	mA
IOH (avg)	HIGH average output P00 to P07, P20 to P27, F current P50, P52, P53, P55, P62, P82, P90, P93, P94, P100				-5.0	mA
IOL (peak)	LOW peak output current P00 to P07, P20 to P27, F P50, P52, P53, P55, P62, P70, P71, P72, P74, P76, P82, P90, P93, P94, P100				10.0	mA
IOL (avg)	LOW average output current P00 to P07, P20 to P27, P50, P52, P53, P55, P62 P82, P90, P100, P101, F	, P63, P74, P76,			5.0	mA
IOL (avg)	LOW average output P67, P70 to P72, P93, P current	94			6.0	mA
f (Xin)	Main clock input oscillation frequency				10	MHz
fosc	Oscillation frequency (for OSD) OSC1	LC oscillating mode	11.0		27.0	MHz
		Ceramic oscillating mode	15.0		27.0	
f cvin	Input frequency Horizontal s	sync. signal of video signal	15.262	15.743	16.206	kHz
Vi	Input amplitude video signal CVIN		1.5	2.0	2.5	V

**Notes 1:** The mean output current is the mean value within 100 ms.

2: The total IOL (peak) for ports P0, P2, P9, and P10 must be 80 mA max. The total IOH (peak) for ports P0, P2, P9, and P10 must be 80 mA max. The total IOL (peak) for ports P3, P4, P5, P6, P7 and P82 must be 80 mA max. The total IOH (peak) for ports P3, P4, P5, P6, P72, P74, P76, and P82 must be 80 mA max.

**3:** Connect 0.1 μF or more capacitor externally between the power source pins Vcc–Vss and AVcc–Vss so as to reduce power source noise. Also connect 0.1 μF or more capacitor externally between the power source pins Vcc–CNVss.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### **5.3 Electrical Characteristics**

# Table 5.3.1 Electrical characteristics (referenced to Vcc = 5 V, Vss = 0 V at Ta = 25 °C, f(XIN) = 10 MHz unless otherwise specified)

Symbol	Parameter			Measuring condition		5	Standa	rd	Uni	
Symbol		Parameter			weasuring c	onation	Min.	Тур.	Max.	
Vон	HIGH output voltage	P00 to P07, P20 to F P30 to P37, P40 to F P50, P52, P53, P55, P72, P74, P76, P82, P90, P93, P94, G, B, OUT1, OUT2	943, P62, P63, P67,	Іон = -5 mA	юн = –5 mA					V
Vон	HIGH output voltage	P00 to P07,P20 to P P40 to P43, P50, P5		Іон = -200 μА			4.7			V
Vон	HIGH output voltage	Xout	HIGH POWER	Іон = -1 mA Іон = -0.5 mA			3.0 3.0			v
Vol	LOW output voltage	P00 to P07, P20 to F P30 to P37, P40 to F P50, P52, P53, P55, P62, P63, P74, P76, P82, P90, P100, P10 OUT1, OUT2	227, 243,	loL = 5 mA			0.0		2.0	V
Vol	LOW output voltage	P67, P70 to P72, P9	3, P94	IoL = 6.0 mA					0.6	V
Vol	LOW output voltage	P00 to P07,P20 to P P40 to P43, P50, P5		Ιοι = 200 μΑ					0.45	V
Vol	LOW output voltage	Хоит	HIGHPOWER LOWPOWER	IOL = 1 mA IOL = 0.5 mA					2.0 2.0	v
VT+-VT-	Hysteresis	TB0in, TNT0, TNT1, C SCL1, SCL2, SCL3 SDA1, SDA2, SDA3 Hsync, Vsync, HC0 RxD2	3,				0.2		0.8	V
VT+-VT-	Hysteresis	RESET					0.2		1.8	۷
VT+-VT-	Hysteresis	Xin					0.2		0.8	V
Іін	HIGH input current	P00 to P07, P20 to F P30 to P37, P40 to F P50, P52, P53, P55, P70, P71, P72, P74, P82, P90, P93, P94, XIN, RESET, CNVss	243, P62, P63, P67, P76, P100, P101	VI = 5 V					5.0	μA
lι∟	LOW input current	P00 to P07, P20 to F P30 to P37, P40 to F P50, P52, P53, P55, P70, P71, P72, P74, P82, P90, P93, P94, XIN, RESET, CNVss	243, P62, P63, P67, P76, P100, P101	VI = 0 V					-5.0	μA
Ppullup	Pull-up resistor	P00 to P07, P20 to F P30 to P37, P40 to F P50, P52, P53, P55, P72, P74, P76, P82,	43, P62, P63, P67,	VI = 0 V			30.0	50.0	167.0	kΩ
Icc	Power suppl	y current			f(XIN) = 10  MHz	OSD ON, Data slicer ON		70	90	m^
					Square wave, no division	OSD OFF, Data slicer OFF		30	50	mA
				In single-chip mode, the output pins are open and other pins are	Square wave, division by 8	OSD OFF, Data slicer OFF		10		mA
				Vss	Ta=25 °C when clock is stopped				10	μA
					Ta = 70 °C when clock is stopped				200	μ.
RBS		US switch connecti CL1 and SCL2, SDA		Vcc = 4.5 V	1	<u> </u>			130	Ω
Rfxin	Feedback re	sistor Xın						1.0		MΩ
Rfxcin	Feedback re	sistor XCIN						6.0		MΩ



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### **5.4 A-D Conversion Characteristics**

Table 5.4.1 A-D conversion characteristics (referenced to Vcc = AVcc = 5V, Vss = AVss = 0 V at Ta = 25 °C, f(XIN) = 10 MHz unless otherwise specified)

	Parameter			S	1.1		
Symbol			Measuring condition	Min.	Тур.	Max.	Unit
—	Resoluti	on	VREF = VCC			8	Bits
_	Absolute	Sample & hold function not available	VREF = VCC = 5 V			±5	LSB
	accuracy	Sample & hold function available (8 bit)	VREF = VCC = 5 V			±5	LSB
RLADDER	Ladder r	esistance	Vref = Vcc	10		40	kΩ
<b>t</b> CONV	Convers	ion time		2.8			μs
<b>t</b> SAMP	Samplin	g time		0.3			μs
Vref	Referen	ce voltage			Vcc		V
Via	Analog i	nput voltage		0		Vcc	V

#### **5.5 D-A Conversion Characteristics**

Table 5.5.1 D-A conversion characteristics (referenced to Vcc = 5V, Vss = AVss = 0V at Ta = 25  $^{\circ}$ C, f(XIN) = 10 MHz unless otherwise specified)

Symbol	Parameter		Standard			Unit
Symbol	Parameter	Measuring condition	Min.	Тур.	Max.	Unit
—	Resolution				8	Bits
—	Absolute accuracy				10	%
tsu	Setup time				3	μs
Ro	Output resistance		4	10	20	kΩ
Ivref	Reference power supply input current	(Note)			1.5	mA

**Note:** This applies when using one D-A converter, with the D-A register for the unused D-A converter set to "0016." The A-D converter's ladder resistance is not included.

Also, when the Vref is unconnected at the A-D control register, IVREF is sent.

### 5.6 Analog R, G, B Output Characteristics

Table 5.6.1 Analog R, G, B output characteristics (Vcc = 5V, Vss = 0V at Ta = 25 °C, f(XIN) = 10 MHz unless otherwise specified)

Symbol	Parameter	Test conditions	Stan	Unit	
Symbol	Parameter Test conditions		Min.	Max.	Unit
Ro	Output impedance			2	kΩ
Voe	Output deviation			±0.5	V
Тѕт	Settling time	load capacity of 10 pF, load resistance of 20 kΩ, 70 % DC level		50	ns



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### **5.7 Timing Requirements**

# Table 5.7.1 External clock input (referenced to Vcc = 5 V, Vss = 0 V at Ta = 25 °C unless otherwise specified)

Symbol	Symbol Parameter		Standard		
Symbol			Max.	Unit	
tc	External clock input cycle time	100		ns	
tw(H)	External clock input HIGH pulse width	40		ns	
tw(L)	External clock input LOW pulse width	40		ns	
tr	External clock rise time		15	ns	
tr	External clock fall time		15	ns	

#### Table 5.7.2 Timer B input (counter input in event counter mode)

#### (referenced to Vcc = 5 V, Vss = 0 V at Ta = 25 °C unless otherwise specified)

Symbol	Symbol Parameter		Standard		
Symbol			Max.	Unit	
tc(TB)	TB0IN input cycle time (counted on one edge)	100		ns	
tw(TBH)	TB0IN input HIGH pulse width (counted on one edge)	40		ns	
tw(TBL)	TB0IN input LOW pulse width (counted on one edge)	40		ns	
tc(TB)	TB0IN input cycle time (counted on both edges)	200		ns	
tw(TBH)	TB0IN input HIGH pulse width (counted on both edges)	80		ns	
tw(TBL)	TB0IN input LOW pulse width (counted on both edges)	80		ns	

#### Table 5.7.3 Timer B input (pulse period measurement mode)

#### (referenced to Vcc = 5 V, Vss = 0 V at Ta = 25 °C unless otherwise specified)

Symbol	Parameter		Standard	
Symbol			Max.	Unit
tc(TB)	TB0IN input cycle time	400		ns
tw(TBH)	TB0IN input HIGH pulse width	200		ns
tw(TBL)	TB0IN input LOW pulse width	200		ns

#### Table 5.7.4 Timer B input (pulse width measurement mode)

#### (referenced to Vcc = 5 V, Vss = 0 V at Ta = 25 °C unless otherwise specified)

Symbol	Parameter		Standard		
Gymbol		Min.	Max.	Unit	
tc(TB)	TB0IN input cycle time	400		ns	
tw(TBH)	TB0IN input HIGH pulse width	200		ns	
tw(TBL)	TB0IN input LOW pulse width	200		ns	



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### Table 5.7.5 Serial I/O (referenced to Vcc = 5 V, Vss = 0 V at Ta = 25 °C unless otherwise specified)

Symbol	Parameter		Standard		
Symbol	Falameter	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time	200		ns	
tw(CKH)	CLKi input HIGH pulse width	100		ns	
tw(CKL)	CLKi input LOW pulse width	100		ns	
td(C-Q)	TxDi output delay time		80	ns	
th(C-Q)	TxDi hold time	0		ns	
tsu(D-C)	RxDi input setup time	30		ns	
th(C-D)	RxDi input hold time	90		ns	

# Table 5.7.6 External interrupt INTi inputs (referenced to Vcc = 5 V, Vss = 0 V at Ta = 25 °C unless otherwise specified)

Symbol	Symbol Parameter —		Standard		
Cymbol			Max.	Unit	
tw(INH)	INTi input HIGH pulse width	250		ns	
tw(INL)	INTi input LOW pulse width	250		ns	



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 5.8 Timing Diagram




Figure 5.8.1 Timing diagram




SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### 6. MASK CONFIRMATION FORM

GZZ-SH56-45B <93A0>

#### MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M306V5ME-XXXSP MASK ROM CONFIRMATION FORM



Note : Please complete all items marked %.

Mask ROM number

		Company		TEL			Submitted by	Supervisor
*	Customer	name		(	)	ature		
~	Customor	Date issued	Date :			lssu sign		

% 1. Check sheet

Name the product you order, and choose which to give in, EPROMs or floppy disks. If you order by means of EPROMs, three sets of EPROMs are required per pattern. If you order by means of floppy disks, one floppy disk is required per pattern.


#### □ In the case of EPROMs

Mitsubishi will create the mask using the data on the EPROMs supplied, providing the data is the same on at least two of those sets. Mitsubishi will, therefore, only accept liability if there is any discrepancy between the data on the EPROM sets and the ROM data written to the product. Please carefully check the data on the EPROMs being submitted to Mitsubishi.

Checksum code for total EPROM area :

(hex)

EPROM type :



(1) The area from 00000 16 to 0000F16 is for storing data on the product type name.

The ASCII code for 'M306V5ME-' is shown at right. The data in this table must be written to address 0000016 to 0000F16.

- Both address and data are shown in hex.
- (2) Write "FF16" to the lined area.

Address			Address	
0000016	'M '	= 4D16	0000816	'' = 2D <sub>16</sub>
<b>00001</b> 16	'3'	= 3316	0000916	FF16
0000216	'0'	= 3016	0000A16	FF16
0000316	'6'	= 3616	0000B16	FF16
0000416	'V '	= 5616	0000C16	FF16
0000516	'5'	= 3516	0000D16	FF16
0000616	'M '	= 4D16	0000E16	FF16
0000716	'E'	= 4516	0000F16	FF16



Mask ROM number

# M306V5ME-XXXSP M306V5EESP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

GZZ-SH56-45B <93A0>

#### MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M306V5ME-XXXSP MASK ROM CONFIRMATION FORM

(3) Be sure to store "FF 16" in the following test font addresses in OSD ROM.When producing OSD ROM data with the OSD font editor program of Mitsubishi, "FF16" is set automatically to these test font addresses.

(All addresses below are shown in hex.)

``					,										
100FE	120FE	140FE	160FE	18002	1A002	1C002	1E002	20400	20401	20600	20601	213F8	213F9	213FC	213FD
100FF	120FF	140FF	160FF	18003	1A003	1C003	1E003	21400	21401	21600	21601	223F8	223F9	223FC	223FD
101FE	121FE	141FE	161FE	18102	1A102	1C102	1E102	22400	22401	22600	22601	233F8	233F9	233FC	233FD
101FF	121FF	141FF	161FF	18103	1A103	1C103	1E103	23400 24400	23401 24401	23600 24600	23601 24601	243F8 253F8	243F9 253F9	243FC 253FC	243FD 253FD
102FE	122FE	142FE	162FE	18202	1A202	1C202	1E202	25400	25401	25600	25601	263F8	263F9	263FC	263FD
102FF	122FF	142FF	162FF	18203	1A203	1C203	1E203	26400	26401	26600	26601	273F8	273F9	273FC	273FD
103FE	123FE	143FE	163FE	18302	1A302	1C302	1E302	27400	27401	27600	27601	283F8	283F9	283FC	283FD
103FF	123FF	143FF	163FF	18303	1A303	1C303	1E303	28400	28401	28600	28601	293F8	293F9	293FC	293FD
104FE		144FE	164FE	18402		1C402		29400	29401	29600	29601	2A3F8	2A3F9	2A3FC	2A3FD
104FF	124FF	144FF	164FF	18403	1A403	1C403	1E403	2A400 2B400	2A401 2B401	2A600 2B600	2A601 2B601	21BF8 22BF8	21BF9 22BF9	21BFC 22BFC	21BFD 22BFD
105FE	125FE	145FE	165FE	18502		1C502		2C400	2C401	2C600	2C601	23BF8	23BF9	23BFC	23BFD
105FF		145FF	165FF	18503		1C503		2D400	2D401	2D600	2D601	24BF8	24BF9	24BFC	24BFD
106FE		146FE	166FE	18602		1C602		2E400	2E401	2E600	2E601	25BF8	25BF9	25BFC	25BFD
106FF		146FF	166FF	18603		1C603		2F400	2F401	2F600	2F601	26BF8	26BF9	26BFC	26BFD
107FE		147FE	167FE	18702		1C702		20C00	20C01	20E00	20E01	27BF8	27BF9	27BFC	27BFD
107FF		147FF	167FF	18703		1C703		21C00 22C00	21C01 22C01	21E00 22E00	21E01 22E01	28BF8 29BF8	28BF9 29BF9	28BFC 29BFC	28BFD 29BFD
108FE		148FE	168FE	18802		1C802		23C00	23C01	23E00	23E01	29DF8 2ABF8	29BF9 2ABF9		29BFD 2ABFD
108FF		148FF	168FF	18803		1C802		24C00	24C01	24E00	24E01	2/12/10	2, 12, 0	2/12/10	2/10/10
109FE		149FE	169FE	18902		1C902		25C00	25C01	25E00	25E01				
	129FE		169FF	18902		1C902		26C00	26C01	26E00	26E01				
	129FT		16AFE	18903 18A02		1C903		27C00	27C01	27E00	27E01				
	12AFE		16AFE	18A02		1CA02		28C00 29C00	28C01 29C01	28E00 29E00	28E01 29E01				
	12AFF 12BFE		16BFE	18B02		1CA03			23C01 2AC01	23E00 2AE00	23E01 2AE01				
	12BFE		16BFE	18B03		1CB02		2BC00	2BC01	2BE00	2BE01				
	12DFF 12CFE		16CFE		1AC02				2CC01	2CE00	2CE01				
	12CFE		16CFE	18C02		1CC02			2DC01	2DE00	2DE01				
	12CFF 12DFE		16DFE	18C03		1CD02		2EC00 2FC00	2EC01 2FC01	2EE00 2FE00	2EE01 2FE01				
	12DFE		16DFE	18D02		1CD02		10000	10800	10001	10801				
	12DFF 12EFE		16EFE	18E02		1CE03		11000	11800	11001	11801				
	12EFE		16EFE	18E02		1CE02		12000	12800	12001	12801				
	12EFF 12FFE		16FFE	18E03		1CE03		13000	13800	13001	13801				
	12FFF		16FFF	18F03		1CF02		14000 15000	14800 15800	14001 15001	14801 15801				
	130FE		170FE	19002		1D002		16000	16800	16001	16801				
110FF		150FF	170FF	19002		1D002		17000	17800	17001	17801				
	131FE		171FE	19003		1D003		18000	18800	18001	18801				
111FF		151FF	171FF	19102		1D102		19000 1A000	19800	19001 1A001	19801 1A801				
	132FE		172FE	19202		1D103		1B000	1A800 1B800	1B001	1B801				
112FE		152FF	172FE	19202			1F202	1C000	1C800	1C001	1C801				
113FE		153FE	173FE	19302		1D203		1D000	1D800	1D001	1D801				
113FF		153FF	173FF	19302		1D302		1E000	1E800	1E001	1E801				
114FE		154FE	174FE	19303			1F402	1F000	1F800	1F001	1F801				
114FF		154FF	174FE	19402		1D402									
115FE		155FE	175FE	19403		1D502									
115FF		155FF	175FF	19502		1D502									
116FE		156FE	176FE	19602		1D602									
116FF		156FF	176FF	19603		1D602									
117FE		157FE	177FE	19702		1D702									
117FF		157FF	177FF	19702		1D702									
118FE		158FE	178FE	19802		1D703									
118FF		158FF	178FF	19803			1F803								
	139FE		179FE	19902		1D902									
	139FF		179FF	19903		1D902									
	10011	10011		10000	.0000	.0000									

(2/4)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

GZZ-SH56-45B <93A0>

#### MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M306V5ME-XXXSP MASK ROM CONFIRMATION FORM

Mask ROM number

The ASCII code for the type No. can be written to EPROM addresses 00000 16 to 0000F16 by specifying the pseudo-instructions shown in the following table at the beginning of the assembler source program.

EPROM type	27C401
Code entered in source program	△ .SECTION △ASCIICODE, ROM DATA △ .ORG △080000H △ .BYTE △ ' M306V5ME- '

Note: The ROM cannot be processed if the type No. written to the EPROM does not match the type No. in the check sheet.

 $\Box$  In the case of floppy disks

Mitsubishi processes the mask files generated by the mask file generation utilities out of those held on the floppy disks you give in to us, and forms them into masks. Hence, we assume liability provided that there is any discrepancy between the contents of these mask files and the ROM data to be burned into products we produce. Check thoroughly the contents of the mask files you give in. Prepare 3.5 inches 2HD(IBM format) floppy disks. And store only one mask file in a floppy disk.

File code :					(hex)
Mask file name :					.MSK (alpha-numeric 8-digit)

Note: When using the floppy disks, do not store the type No. to addresses 0000 16 to 0000F16.

%2. Mark specification

The mark specification differs according to the type of package. After entering the mark specification on the separate mark specification sheet (for each package), attach that sheet to this masking check sheet for submission to Mitsubishi.

For the M306V5ME-XXXSP, submit the 64P4B mark specification sheet.

(3/4)



Mask ROM number

# M306V5ME-XXXSP M306V5EESP

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

)

GZZ-SH56-45B <93A0>

#### MITSUBISHI ELECTRIC SINGLE-CHIP 16-BIT MICROCOMPUTER M306V5ME-XXXSP MASK ROM CONFIRMATION FORM

% 3. Usage Conditions

For our reference when of testing our products, please reply to the following questions about the usage of the products you ordered.

Memory expansion mode

- (1) Which kind of XIN-XOUT oscillation circuit is used?
  - Ceramic resonator

Other (

External clock input

What frequency do you use?

f(XIN) =MHz

(2) Which operation mode do you use?

Single-chip mode

Microprocessor mode

Thank you cooperation.


%4. Special item (Indicate none if there is no specified item)

(4/4)



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 7. MARK SPECIFICATION FORM




The standard Mitsubishi font is used for all characters except for a logo.



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER


### 8. ONE TIME PROM VERSION M306V5EESP MARKING





SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

### 9. PACKAGE OUTLINE






SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

#### Structure of Register

Refer to the figure below as for each register.





SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

# -----Register Index-----

### [A]

L, .]
A-D conversion interrupt control register (ADIC)
Address match interrupt enable register (AIER)
53
Address match interrupt register i (RMADi) 53
A-D register i (ADi) 141
A-D control register 2 (ADCON2) 141
A-D control register 1 (ADCON1)
A-D control register 0 (ADCON0)

### [B]

Block control register i (BCi)	171				
Bottom border control register (BBR)	215				
Bus collision detection interrupt control register					
(BCNIC)	. 43				

### [C]

Caption data register i (CDi)	13
Caption position register (CPS)	161
Clock control register (CS)	179
Clock run-in detect register (CRD)	162
Color palette register i (CRi)	119
Count start flag (TABSR)	71, 81

#### [D]

D-A control register (DACON) 18	54
D-A register i (DAi) 15	54
Data clock position register (DPS)10	63
Data slicer control register 1 (DSC1)1	57
Data slicer control register 2 (DSC2) 18	57
Data slicer interrupt control register (DSIC)	43
Data slicer reserved register i (DRi)10	64
DMA0 request cause select register (DM0SL)	)
	60
DMA1 request cause select register (DM1SL)	)
	61
DMAi control register (DMiCON)	61
DMAi interrupt control register (DMilC)	43

DMAi destination pointer (DARi)	62
DMAi transfer counter (TCRi)	62
DMAi source pointer (SARi)	62

#### [H]

Horizontal position register (HP)	176
HSYNC counter register (HC)	165
HSYNC counter latch	13

#### [I]

I <sup>2</sup> Ci data shift register (IICiS0)123
I <sup>2</sup> Ci address register (IICiS0D)124
I <sup>2</sup> Ci status register (IICiS1)131
I <sup>2</sup> Ci control register (IICiS1D)128
I <sup>2</sup> Ci clock control register (IICiS2) 126
I <sup>2</sup> Ci port selection register (IICiS2D) 121
I <sup>2</sup> Ci transmit buffer register (IICiS0S)123
I/O polarity control register (PC) 180
Interrupt control reserved register i (REiIC) 52
Interrupt request cause select register (IFSR)
INTi interrupt control register (INTiIC)

### [L]

Left border control register (LBR) ......216

#### [M]

Multi-master I <sup>2</sup> C-BUS interface i interrupt	
control register (IICiIC) 43	

#### [0]

One-shot start flag (ONSF)	72
OSD control register 1 (OC1)	170
OSD control register 2 (OC2)	173
OSD control register 3 (OC3)	198
OSD control register 4 (OC4)	182
OSD reserved register i (ORi)	220
OSDi interrupt control register (OSDiIC)	43

#### [P]

Peripheral mode register (PM) ...... 87



SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

Port P0, P2, P3 register	
(P0 to P0, P2, P3)	. 231
Port P0, P2, P3 direction register	
(PD0, PD2, PD3)	. 227
Port P4 register (P4)	. 231
Port P4 direction register (PD4)	. 227
Port P5 register (P5)	
Port P5 direction register (PD5)	. 228
Port P6 register (P6)	. 232
Port P6 direction register (PD6)	
Port P7 register (P7)	. 233
Port P7 direction register (PD7)	. 229
Port P8 register (P8)	. 233
Port P8 direction register (PD8)	. 229
Port P9 register (P9)	. 234
Port P9 direction register (PD9)	
Port P10 register (P10)	. 234
Port P10 direction register (PD10)	. 230
Port reserved register i (PRi)	. 235
Processor mode register 0 (PM0)	23
Processor mode register 1 (PM1)	23
Protect register (PRCR)	35
Pull-up control register 0 (PUR0)	. 236
Pull-up control register 1 (PUR1)	. 236
Pull-up control register 2 (PUR2)	. 237

## [R]

Raster color register (RSC)	217
Reserved register i (INVCi)	. 73, 81, 86
Right border control register (RBR)	

### [S]

SPRITE horizontal position register (HS) 212
SPRITE OSD control register (SC)
SPRITE vertical position register i (VSi) 212
System clock control register 0 (CM0) 30
System clock control register 1 (CM1) 30

## [T]

Timer Ai interrupt control register (TAiIC)	
	13
Timer Bi interrupt control register (TBiIC)	
	13
Timer Ai register (TAi)7	′1

Timer Bi register (TBi)81
Timer Ai mode register (TAiMR)
70, 74, 76, 77, 78
Timer Bi mode register (TBiMR)
Top border control register (TBR) 215
Trigger select register (TRGSR)73

### [U]

UART transmit/receive control register 2 (UCON)
UART0 transmit/receive control register 0 (U0C0)
UART0 transmit/receive control register 1 (U0C1)
UART0 transmit/receive mode register (U0MR)
UART2 special mode register (U2SMR)
UART2 transmit/receive mode register (U2MR)
UART2 transmit/receive control register 0 (U2C0) 
UART2 transmit/receive control register 1 (U2C1)
96
UARTi bit rate generator (UiBRG)92
UARTi receive buffer register (UiRB)
UARTi receive interrupt control register (SiRIC)
UARTi transmit buffer register (UiTB)92
UARTi transmit interrupt control register (SiTIC)
Up/down flag (UDF)72

## [V]

VSYNC interrupt control register (VSYNCIC)	43
Vertical position register i (VPi)	176

## [W]

Watchdog timer control register (WDC) ....... 57 Watchdog timer start register (WDTS) ........ 57



MITSUBISHI MICROCOMPUTERS

## M306V5ME-XXXSP **M306V5EESP**

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER

# RenesasTechnologyCorp.

Nippon Bldg.,6-2,Otemachi 2-chome,Chiyoda-ku,Tokyo,100-0004 Japan

#### Keep safety first in your circuit designs!

Misubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

#### - Notes regarding these materials

- .

- Notes regarding these materials
   These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property
  rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
   Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples
  contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by
  Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product
   distributor for the latest product information before purchasing a product Icorporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or typographical errors.
   Mitsubishi Electric Corporation or all of the information cublished by Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
   Please also pay attention to information published by Mitsubishi Electric Corporation assumes no responsibility for any damage, information as a total system before making a final decision
   on the applicability of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information and products.
   Mitsubishi Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at st .
- Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited
- Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein

© 2001 MITSUBISHI ELECTRIC CORP. New publication, effective Aug. 2001. Specifications subject to change without notice.



## **REVISION HISTORY**

## M306V5ME-XXXSP, M306V5EESP (REV.1.1) DATA SHEET

Rev. No.	Revision Description		
1.0	First Edition of PDF File		date 0006
1.1	P199 Fugure 2.16.30 G signal output control bit B signal output control bit	$\begin{array}{ccc} \underline{BEFORE} & \underline{AFTER} \\ \texttt{b2 b1 b0} & \rightarrow & \texttt{b6 b5 b4} \\ \texttt{b2 b1 b0} & \rightarrow & \texttt{b10 b9 b8} \end{array}$	0108
	P245 Table 5.2.1 fosc Oscillation frequency (for OSD) OSC1 Ceramic oscillating mode	$\begin{array}{cc} \underline{BEFORE} & \underline{AFTER} \\ \text{Min. 24.0 MHz} \rightarrow & 15.0 \text{MHz} \\ \text{Max. 25.0 MHz} \rightarrow & 27.0 \text{MHz} \end{array}$	