

To all our customers

Regarding the change of names mentioned in the document, such as Mitsubishi Electric and Mitsubishi XX, to Renesas Technology Corp.

The semiconductor operations of Hitachi and Mitsubishi Electric were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Mitsubishi Electric, Mitsubishi Electric Corporation, Mitsubishi Semiconductors, and other Mitsubishi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Note : Mitsubishi Electric will continue the business operations of high frequency & optical devices and power devices.

Renesas Technology Corp.
Customer Support Dept.
April 1, 2003

DESCRIPTION

The M62356P is an integrated circuit semiconductor of C-MOS structure with 8 channels of built-in D-A converters.

The input data is a easy-to-use 3-wires serial data transfer method and it is able to cascading serial use with Do terminal.

FEATURES


- Digital data transfer format
3-wires serial data transfer method
- Output voltage range 0V to 12V
- Short setting time
- D-A converter high level reference voltage is possess two input terminal then two reference voltage is possible to input.
Digital voltage supply..... $V_{DD}=5V\pm10\%$

APPLICATION


Conversion from digital control data to analog control data for home-use and industrial equipment.

Automatic adjustment by combination with EEPROM and microcomputer(replacement of conventional half-fixed resistor).

Signal gain control of DISPLAY-MONITOR or CTV.

PIN CONFIGURATION (TOP VIEW)

Outline 18P4

BLOCK DIAGRAM

8-BIT 8CH D-A CONVERTER**EXPLANATION OF TERMINALS**

Pin No.	Symbol	Function
(3)	DI	Serial data input terminal
(16)	DO	Serial data output terminal
(2)	CLK	Serial clock input terminal
(1)	LD	LD terminal input high level than latch circuit data load
(17)	V _{DD}	Digital power supply terminal
(11)	VrefU1	D-A converter upper reference voltage input terminal(CH1~CH4)
(8)	GND	GND
(10)	VrefU2	D-A converter upper reference voltage input terminal(CH5~CH8)
(9)	VrefL	D-A converter lower reference voltage input terminal
(18)	R	Reset terminal
(12)	Ao1	8-bit D-A converter output terminal
(13)	Ao2	
(14)	Ao3	
(15)	Ao4	
(4)	Ao5	
(5)	Ao6	
(6)	Ao7	
(7)	Ao8	

ABSOLUTE MAXIMUM RATINGS(Ta=25°C, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V _{DD}	Supply voltage		-0.3~7.0	V
VrefU	D-A converter upper reference voltage		12.5	V
V _{IN}	Input voltage		-0.3~V _{CC} +0.3	V
I _{DO}	Output current		-5~+5	mA
I _{AO}	D-A converter output current		10	μA
T _{opr}	Operating temperature		-20~+75	°C
T _{stg}	Storage temperature		-40~+125	°C

RECOMMENDED OPERATING CONDITIONS

- Digital voltage supply V_{DD} 5V±10%

ELECTRICAL CHARACTERISTICS


Digital part(Ta=25°C, V_{DD}=5V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
V _{DD}	Supply voltage		4.5		5.5	V
I _{DD}	Circuit current	CLK=1MHz operation			1	mA
V _{IL}	Input low voltage				0.2V _{DD}	V
V _{IH}	Input high voltage		0.8V _{DD}			V
V _{OL}	Output low voltage	I _{OL} =1.0mA			0.4	V
V _{OH}	Output high voltage	I _{OH} =-400μA	V _{DD} -0.4			V

Analog part($V_{DD}=+5V$, $V_{refU}=12V$, $V_{refL}=0V$, $T_a=-20^{\circ}C\sim+85^{\circ}C$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min.	Typ.	Max.	
IrefU	D-A converter upper reference input current max	All ch s set up at 107/256		1.2	2.5	mA
VrefU	D-A converter upper reference voltage range		3.5		12	V
VrefL	D-A converter lower reference voltage range				1.5	V
VAO	D-A converter output voltage range		VrefL +2.5LSB		VrefU -1.5LSB	V
DNL	Differential nonlinearity	Guaranteed monotonic			±1.0	LSB
NL	Nonlinearity				±1.5	LSB

TIMING CHART (MODEL)




Input data is carried out LD signal Low besides CLK signal positive edge.
CLK,LD is keep generally High level.

8-BIT 8CH D-A CONVERTER

AC CHARACTERISTICS(Ta=25°C, VDD=+5V, VrefU=12V, VrefL=0V, unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
tCKL	Clock "L"pulse width		200			ns
tCKH	Clock "H"pulse width		200			ns
tCR	Clock rise time			200		ns
tCF	Clock fall time			200		ns
tdCH	Data set up time		60			ns
tCHD	Data hold time		100			ns
tCHL	LD set up time		200			ns
tLDC	LD hold time		100			ns
tLDH	LD "H" pulse width		100			ns
tDO	Data output delay time	CL≤100pF	70		350	ns
tLDD	Data output setting time	Without load			20	μs

TIMING CHART

DIGITAL FORMAT**1.12-bit shift register**

To set DAC, 12-bit data is input in series at CLK signal "positive" edges while the LD pin status is "Low".

•12 bit serial data



•Data assignment

D8	D9	D10	D11
----	----	-----	-----

DAC select data

D0	D1	D2	D3	D4	D5	D6	D7
----	----	----	----	----	----	----	----

DAC set up data

(LSB)

(MSB)

2.Decoder(DAC select data)

One DAC circuit is selected from among 8 circuits according to the DAC select data(4-bits:D8,D9,D11 and D14).

•DAC select data

D8	D9	D10	D11	DAC selection
0	0	0	0	Don't care
0	0	0	1	Ao1 selection
0	0	1	0	Ao2 selection
0	0	1	1	Ao3 selection
0	1	0	0	Ao4 selection
0	1	0	1	Ao5 selection
0	1	1	0	Ao6 selection
0	1	1	1	Ao7 selection
1	0	0	0	Ao8 selection
1	0	0	1	Don't care
1	0	1	0	Don't care
1	0	1	1	Don't care
1	1	0	0	Don't care
1	1	0	1	Don't care
1	1	1	0	Don't care
1	1	1	1	Don't care


•DAC set up data

(LSB)

(MSB)

D0	D1	D2	D3	D4	D5	D6	D7	Output voltage
0	0	0	0	0	0	0	0	$1/256 \cdot (V_{refU} - V_{refL}) + V_{refL}$
1	0	0	0	0	0	0	0	$2/256 \cdot (V_{refU} - V_{refL}) + V_{refL}$
0	1	0	0	0	0	0	0	$3/256 \cdot (V_{refU} - V_{refL}) + V_{refL}$
1	1	0	0	0	0	0	0	$4/256 \cdot (V_{refU} - V_{refL}) + V_{refL}$
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
0	1	1	1	1	1	1	1	$255/256 \cdot (V_{refU} - V_{refL}) + V_{refL}$
1	1	1	1	1	1	1	1	$256/256 \cdot (V_{refU} - V_{refL}) + V_{refL}$

$$A_o = \frac{2^0 \times D0 + 2^1 \times D1 + 2^2 \times D2 + \dots + 2^6 \times D6 + 2^7 \times D7 + 1}{256} \cdot (V_{refU} - V_{refL}) + V_{refL}$$

APPLICATION CIRCUIT

*This IC has relatively high output impedance. To reduce the influence of noise when an output line is long, connect capacitance of a few hundred picofarads to a few thousand picofarads between the output and GND.

This application circuit is connected to two reference voltages.

To use this IC with a single reference voltage, short-circuit pins ⑩, ⑪; the outputs from pins Ao1 ~ Ao8 will be controlled at an even level.

To prevent interference by noise; be sure to connect capacitance of 10μF to the power supply pin and VrefU pin.