



### **General Description**

The MAXQ610 is a low-power, 16-bit MAXQ® microcontroller designed for low-power applications including universal remote controls, consumer electronics, and white goods. The MAXQ610 combines a powerful 16-bit RISC microcontroller and integrated peripherals including two USARTs and an SPI™ master/slave communications port, along with an IR module with carrier frequency generation and flexible port I/O capable of multiplexed keypad control.

The MAXQ610 includes 64KB of flash memory and 2KB of data SRAM. Intellectual property (IP) protection is provided by a secure MMU that supports multiple application privilege levels and protects code against copying and reverse engineering. Privilege levels enable vendors to provide libraries and applications to execute on the MAXQ610, while limiting access to only data and code allowed by their privilege level.

For the ultimate in low-power battery-operated performance, the MAXQ610 includes an ultra-low-power stop mode (0.2µA, typ). In this mode, the minimum amount of circuitry is powered. Wake-up sources include external interrupts, the power-fail interrupt, and a timer interrupt. The microcontroller runs from a wide 1.70V to 3.6V operating voltage.

### **Applications**

Remote Controls Battery-Powered Portable Equipment Consumer Electronics Home Appliances White Goods

#### **Features**

- ♦ High-Performance, Low-Power 16-Bit RISC Core
- **♦** DC to 12MHz Operation Across Entire Operating
- ♦ 1.70V to 3.6V Operating Voltage Range
- ♦ 33 Total Instructions for Simplified Programming
- ♦ Three Independent Data Pointers Accelerate Data **Movement with Automatic Increment/Decrement**

- ♦ Dedicated Pointer for Direct Read from Code **Space**
- ♦ 16-Bit Instruction Word, 16-Bit Data Bus
- ♦ 16 x 16-Bit General-Purpose Working Registers
- ♦ Secure MMU for Application Partitioning and IP **Protection**
- ♦ Memory Features

64KB Flash:

512 Byte Sectors 20,000 Erase/Write Cycles per Sector Masked ROM Available 2KB Data SRAM

#### ♦ Additional Peripherals

Power-Fail Warning

Power-On Reset/Brownout Reset

Automatic IR Carrier Frequency Generation and Modulation

Two 16-Bit, Programmable Timers/Counters with Prescaler and Capture/Compare

SPI and Two USART Communication Ports

Programmable Watchdog Timer

8kHz Nanopower Ring Oscillator Wake-Up Timer Up to 24 (MAXQ610A) or 32 (MAXQ610B)

General-Purpose I/Os

#### **♦ Low-Power Consumption**

0.2µA (typ), 2.0µA (max) in Stop Mode T<sub>A</sub> = +25°C, Power-Fail Monitor Disabled 3.75mA (typ) at 12MHz in Active Mode

## **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAXQ610A-0000+	0°C to +70°C	32 TQFN-EP
MAXQ610B-0000+	0°C to +70°C	40 TQFN-EP
MAXQ610X-0000+*	0°C to +70°C	Bare die

Note: Contact factory for information about masked ROM devices.

Pin Configurations and Selector Guide appear at end of data sheet.

MAXQ is a registered trademark of Maxim Integrated Products, Inc. SPI is a trademark of Motorola, Inc.

Note: Some revisions of this device may incorporate deviations from published specifications known as errata. Multiple revisions of any device may be simultaneously available through various sales channels. For information about device errata, go to: www.maxim-ic.com/errata.



<sup>+</sup>Denotes a lead-free/RoHS-compliant package.

<sup>\*</sup>Contact factory for availability.

TABLE OF CONTENTS	
Absolute Maximum Ratings	
Recommended DC Operating Conditions	
SPI Electrical Characteristics	
Pin Description	8
Block Diagram	
Detailed Description	
Microprocessor	
Memory	
Memory Protection	
Stack Memory	
Utility ROM	
Watchdog Timer	
IR Carrier Generation and Modulation Timer	
Carrier Generation Module	
IR Transmission	
IR Transmit—Independent External Carrier and Modulator Outputs	
IR Receive	
Carrier Burst-Count Mode	
16-Bit Timers/Counters	
General-Purpose I/O	
USART	
Serial Peripheral Interface (SPI)	
On-Chip Oscillator	
ROM Loader	
Loading Flash Memory	
In-Application Flash Programming	
In-Circuit Debug and JTAG Interface	
Operating Modes	
Power-Fail Detection	
Applications Information	
Grounds and Bypassing	
Differences for ROM Versions	
Additional Documentation	
Development and Technical Support	
Pin Configurations	
Selector Guide	
Package Information	

LIST OF FIGURES	
Figure 1. IR Transmit Frequency Shifting Example (IRCFME = 0)	
Figure 2. IR Transmit Carrier Generation and Carrier Modulator Control	
Figure 3. IR Transmission Waveform (IRCFME = 0)	
Figure 4. External IRTXM (Modulator) Output	
Figure 5. IR Capture	
Figure 6. Receive Burst-Count Example	
Figure 7. SPI Master Communication Timing	
Figure 8. SPI Slave Communication Timing	
Figure 9. On-Chip Oscillator	
Figure 10. In-Circuit Debugger	
Figure 11. Power-Fail Detection During Normal Operation	
Figure 12. Stop Mode Power-Fail Detection States with Power-Fail Monitor Enabled	
Figure 13. Stop Mode Power-Fail Detection with Power-Fail Monitor Disabled	24
LIST OF TABLES	
Table 1. Memory Areas and Associated Maximum Privilege Levels	
Table 2. Watchdog Interrupt Timeout (Sysclk = 12MHz, CD[1:0] = 00)	
Table 3. USART Mode Details	
Table 4. Power-Fail Detection States During Normal Operation	
Table 5. Stop Mode Power-Fail Detection States with Power-Fail Monitor Enabled	
Table 6. Stop Mode Power-Fail Detection States with Power-Fail Monitor Disabled	

### **ABSOLUTE MAXIMUM RATINGS**

Voltage Range on V <sub>DD</sub> with Respect to GND0.3V to +3.6V	Storage Temperature Range	65°C to +150°C
Voltage Range on Any Lead with Respect	Soldering Temperature	Refer to the IPC/JEDEC
to GND except V <sub>DD</sub> 0.3V to (V <sub>DD</sub> + 0.5V)		J-STD-020 Specification
Operating Temperature Range0°C to +70°C		

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### RECOMMENDED DC OPERATING CONDITIONS

 $(V_{DD} = V_{RST} \text{ to } 3.6V, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C.}) \text{ (Note 1)}$ 

PARAMETER	SYMBOL	CON	IDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage	V <sub>DD</sub>			V <sub>RST</sub>		3.6	V
1.8V Internal Regulator	VREG18			1.62	1.8	1.98	V
Power-Fail Warning Voltage for Supply (Notes 2, 3)	VPFW	Monitors V <sub>DD</sub>		1.75	1.8	1.85	V
Power-Fail Reset Voltage (Note 4)	V <sub>RST</sub>	Monitors V <sub>DD</sub>		1.64	1.67	1.70	V
Power-On Reset Voltage	VPOR	Monitors V <sub>DD</sub>		1.0		1.42	V
RAM Data-Retention Voltage	V <sub>DRV</sub>	(Note 5)		1.0			V
Active Current (Note 6)	I <sub>DD_1</sub>	Sysclk = 12MHz			3.75	5.1	mA
	lo.	Power-Fail Off	T <sub>A</sub> = +25°C		0.2	2.0	
Stop Mode Current	I <sub>S1</sub>	Fower-rail Oil	$T_A = 0$ °C to +70°C		0.2	12	] ,,,
Stop-Mode Current	Is <sub>2</sub>	Power-Fail On	T <sub>A</sub> = +25°C		22	29.5	- μΑ
	152	Fower-rail Off	$T_A = 0$ °C to +70°C		27.6	42	
Current Consumption During Power-Fail	IPFR	(Notes 5, 7)			S2) + ((PC + INANO))		μА
Power Consumption During Power-On Reset	I <sub>POR</sub>	(Note 8)			100		nA
Stop-Mode Resume Time	ton			375	+ 8192t <sub>H</sub>	FXIN	μs
Power-Fail Monitor Startup Time	tPRM_ON	(Note 5)				150	μs
Power-Fail Warning Detection Time	tpFW	(Notes 5, 9)		10			μs
Input Low Voltage for IRTX, IRRX, RESET, and All Port Pins	VIL			GND		0.3 x V <sub>DD</sub>	V
Input High Voltage for IRTX, IRRX, RESET, and All Port Pins	VIH			0.7 x V <sub>DD</sub>		$V_{DD}$	V
Input Hysteresis (Schmitt)	VIHYS				300		mV
Input Low Voltage for HFXIN	VIL_HFXIN			GND		0.3 x V <sub>DD</sub>	V

## **RECOMMENDED DC OPERATING CONDITIONS (continued)**

 $(V_{DD} = V_{RST} \text{ to } 3.6V, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C.}) \text{ (Note 1)}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage for HFXIN	VIH_HFXIN		0.7 x V <sub>DD</sub>		$V_{DD}$	V
IRRX Input Filter Pulse-Width Reject	t <sub>IRRX_R</sub>				50	ns
IRRX Input Filter Pulse-Width Accept	t <sub>IRRX_</sub> A		200			ns
		V <sub>DD</sub> = 3.6V, I <sub>OL</sub> = 25mA (Note 5)			1.0	
Otuput Low Voltage for IRTX	$V_{OL\_IRTX}$ $V_{DD} = 2.35V$ , $I_{OL} = 10mA$ (Note 5)				1.0	V
		V <sub>DD</sub> = 1.85V, I <sub>OL</sub> = 4.5mA			1.0	
		V <sub>DD</sub> = 3.6V, I <sub>OL</sub> = 11mA (Note 5)		0.4	0.5	
Output Low Voltage for RESET and All Port Pins (Note 10)	VoL	V <sub>DD</sub> = 2.35V, I <sub>OL</sub> = 8mA (Note 5)		0.4	0.5	V
and An Fort Fins (Note 10)		V <sub>DD</sub> = 1.85V, I <sub>OL</sub> = 4.5mA		0.4	0.5	
Output High Voltage for IRTX and All Port Pins	VoH	I <sub>OH</sub> = -2mA	V <sub>DD</sub> - 0.5		V <sub>DD</sub>	V
Input/Output Pin Capacitance for All Port Pins	C <sub>IO</sub>	(Note 5)			15	pF
Input Leakage Current	ΙL	Internal pullup disabled	-100		+100	nA
Input Pullup Resistor for RESET,		V <sub>DD</sub> = 3.0V, V <sub>OL</sub> = 0.4V (Note 5)	16	28	39	
IRTX, IRRX, and All Port Pins	R <sub>PU</sub>	V <sub>DD</sub> = 2.0V, V <sub>OL</sub> = 0.4V	17	30	41	kΩ
EXTERNAL CRYSTAL/RESONAT	OR					
Crystal/Resonator	fHFXIN		DC		12	MHz
Crystal/Resonator Period	tHFXIN			1/f <sub>HFXIN</sub>		ns
Crystal/Resonator Warmup Time	txtal_rdy	From initial oscillation	8-	192 x t <sub>HFX</sub>	IN	ms
Oscillator Feedback Resistor	Roscf	(Note 5)	0.5	1.0	1.5	МΩ
EXTERNAL CLOCK INPUT			•			•
External Clock Frequency	fxclk		DC		12	MHz
External Clock Period	txclk			1/fxclk		ns
External Clock Duty Cycle	txclk_duty		45		55	%
Constant Olarek Francisco	f .			fHFIN		N 41 1-
System Clock Frequency	fck	HFXOUT = GND		fxclk		MHz
System Clock Period	tcĸ			1/f <sub>CK</sub>		MHz
NANOPOWER RING OSCILLATO	R					
Nanopower Ring Oscillator	4	T <sub>A</sub> = +25°C	3.0	8.0	20.0	ld le
Frequency	fnano	T <sub>A</sub> = +25°C, V <sub>DD</sub> = POR voltage (Note 5)	1.7	2.4		kHz
Nanopower Ring Oscillator Duty Cycle	t <sub>NANO</sub>	(Note 5)	40		60	%
Nanopower Ring Oscillator Current	I <sub>NANO</sub>	Typical at $V_{DD} = 1.64V$ , $T_A = +25^{\circ}C$ (Note 5)		40	400	nA
Current		(NOTE 5)				

### RECOMMENDED DC OPERATING CONDITIONS (continued)

 $(V_{DD} = V_{RST} \text{ to } 3.6V, T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C.}) \text{ (Note 1)}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP M	ΑX	UNITS	
WAKE-UP TIMER			·				
Wake-Up Timer Interval	twakeup		1/f <sub>NANO</sub>		535/ NO	S	
FLASH MEMORY							
System Clock During Flash Programming/Erase	fFPSYSCLK		5			MHz	
Flash Erase Time	tME	Mass erase	20	4	10	mo	
Hasii Liase Tille	terase	Page erase	20	4	10	ms	
Flash Programming Time per Word	tprog	(Note 11)	20	1	00	μs	
Write/Erase Cycles			20,000			Cycles	
Data Retention		T <sub>A</sub> = +25°C	100			Years	
IR							
Carrier Frequency	fiR	(Note 5)		fC	κ/2	Hz	

- **Note 1:** Specifications to 0°C are guaranteed by design and are not production tested.
- **Note 2:** It is not recommended to write to flash memory when the supply voltage drops below the power-fail warning levels as there is uncertainty in the duration of continuous power supply. The user application should check the status of the power-fail warning flag before writing to flash to ensure complete write operations.
- **Note 3:** The power-fail warning monitor and the power-fail reset monitor track each other with a minimum delta between the two of 0.11V.
- Note 4: The power-fail reset and power-on-reset (POR) detectors operate in tandem to ensure that one or both signals are active at all times when V<sub>DD</sub> < V<sub>RST</sub>. Doing so ensures the device maintains the reset state until the minimum operating voltage is achieved.
- **Note 5:** Guaranteed by design and not production tested.
- **Note 6:** Measured on the V<sub>DD</sub> pin and the part not in reset. All inputs are connected to GND or V<sub>DD</sub>. Outputs do not source/sink any current. Part is executing code from flash memory.
- Note 7: The power-check interval (PCI) can be set to always on, 1024, 2048, or 4096 nanopower ring oscillator clock cycles.
- **Note 8:** Current consumption during POR when powering up while V<sub>DD</sub> < V<sub>POR</sub>.
- Note 9: The minimum amount of time that V<sub>DD</sub> must be below V<sub>PFW</sub> before a power-fail event is detected.
- **Note 10:** The maximum total current, I<sub>OH</sub> (max) and I<sub>OL</sub> (max), for all listed outputs combined should not exceed 32mA to satisfy the maximum specified voltage drop. This does not include the IRTX output.
- Note 11: Programming time does not include overhead associated with utility ROM interface.

### SPI ELECTRICAL CHARACTERISTICS

 $(V_{DD} = V_{RST} \text{ to } 3.6V, T_A = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}. \text{ AC electrical specifications are guaranteed by design and are not production tested.})$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SPI Master Operating Frequency	1/t <sub>MCK</sub>				f <sub>CK</sub> /2	MHz
SPI Slave Operating Frequency	1/t <sub>SCK</sub>				f <sub>CK</sub> /4	MHz
SPI I/O Rise/Fall Time	t <sub>SPI_RF</sub>	$C_L = 15$ pF, pullup = $560\Omega$	8.3		23.6	ns
SCLK Output Pulse-Width High/Low	t <sub>MCH</sub> , t <sub>MCL</sub>		t <sub>MCK</sub> /2 - t <sub>SPI_RF</sub>			ns
MOSI Output Hold Time After SCLK Sample Edge	tмон		t <sub>MCK</sub> /2 - t <sub>SPI_RF</sub>			ns
MOSI Output Valid to Sample Edge	tmov		t <sub>MCK</sub> /2 - t <sub>SPI_RF</sub>			ns
MISO Input Valid to SCLK Sample Edge Rise/Fall Setup	tMIS		25			ns
MISO Input to SCLK Sample Edge Rise/Fall Hold	tMIH		0			ns
SCLK Inactive to MOSI Inactive	tMLH		t <sub>MCK</sub> /2 - t <sub>SPI_RF</sub>			ns
SCLK Input Pulse-Width High/Low	tsch, tscl			t <sub>SCK</sub> /2		ns
SSEL Active to First Shift Edge	tsse		tspi_rf			ns
MOSI Input to SCLK Sample Edge Rise/Fall Setup	tsis		tspi_rf			ns
MOSI Input from SCLK Sample Edge Transition Hold	tsiH		tspi_rf			ns
MISO Output Valid After SCLK Shift Edge Transition	tsov			21	tspi_rf	ns
SSEL Inactive	tssh		tCK + tSPI_RF			ns
SCLK Inactive to SSEL Rising	t <sub>SD</sub>		tspi_rf			ns
MISO Output Disabled After SSEL Edge Rise	tslh				2t <sub>CK</sub> + tspi_rf	ns


## **Pin Description**

Р	PIN							
32 TQFN	40 TQFN	NAME						
			POWE	R PINS				
14, 30	18, 38	V <sub>DD</sub>	Supply Voltage					
13	17	REGOUT	<b>Regulator Capacitor.</b> This pin must be connected to ground through a 1.0 $\mu$ F external ceramic-chip capacitor in series with a 1 $\Omega$ resistor. The capacitor must be placed as close to this pin as possible. No other external devices other than the capacitor should be connected to this pin.					
EP	EP	GND	<b>Ground.</b> The GND contact is through the exposed paddle located on the underside of the package. It must be directly connected to the ground plane.					
	•	•	RESE	T PINS				
29	37	RESET	<b>Digital, Active-Low, Reset Input/Output.</b> The CPU is held in reset when this pin is low and begins executing from the reset vector when released. The pin includes pullup current source and should be driven by an open-drain, external source capable of sinking in excess of 4mA. This pin is driven low as an output when an internal reset condition occurs.					
CLOCK PINS								
17	21	HFXIN	High-Frequency Crystal Input. Connect external crystal or resonator between HFXIN					
18	22	HFXOUT	and HFXOUT as the for an external, high-			ernatively, HFXIN is the input XOUT is floating.		
IR FUNCTION PINS								
31	39	IRTX	high-impedance inp	ut with the weak pul gure this pin after re	llup disabled o	25mA. This pin defaults to during all forms of reset. et to remove the high-		
32	40	IRRX		d during all forms o	f reset. Softwa	nigh-impedance input with the re must configure this pin after at condition.		
		GENE	RAL-PURPOSE I/O A	ND SPECIAL FUNC	TION PINS			
			I/O pins. All port pins	s default to high-imp after release from	pedance mode reset to remov	t pins function as bidirectional e after a reset. Software must e the high-impedance input n software.		
		P0.0–P0.7; IRTXM, RX0,	32 TQFN	40 TQFN	PORT	SPECIAL FUNCTION		
		TX0, RX1,	1	1	P0.0	IRTXM		
1–8	1, 3, 5–10	TX1, TBA0/	2 3 P0.1 RX0					
		TBA1,	3 5 P0.2 TX0					
		TBB0/ TBB1	<u>4</u> 5	6 7	P0.3	RX1		
			6	8	P0.4	TX1		
			7	9	P0.5 P0.6	TBA0/TBA1 TBB0		
			8	10	P0.0	TBB1		
			1	10	1 0.7	וטטו		

# Pin Description (continued)

Р	IN					
32 TQFN	40 TQFN	NAME				
			These port pins function high-impedance r	etion as bidirection mode after a reset. To remove the high-i	al I/O pins or as Software must o mpedance inpu	Edge-Selectable Interrupt. s interrupts. All port pins default configure these pins after ut condition. All interrupt
			32 TQFN	40 TQFN	PORT	SPECIAL FUNCTION
9–12, 15,	11–14, 19,	P1.0-P1.7;	9	11	P1.0	INTO
16, 19, 20	20, 23, 24	INTO-INT7	10	12	P1.1	INT1
			11	13	P1.2	INT2
			12	14	P1.3	INT3
			15	19	P1.4	INT4
			16	20	P1.5	INT5
			19	23	P1.6	INT6
			20	24	P1.7	INT7
21–28	25, 26, 29– 32, 35, 36	P2.0-P2.7; MOSI, MISO, SCLK, SSEL, TCK, TDI, TMS, TDO	configure these pins condition. All alterna special function dis The JTAG pins (P2.4 after a reset. The JT. P2.7 functions as the	s after release from the functions must ables the general-p 1-P2.7) default to the AG function can be be JTAG test-data of the trunction of the	reset to remov be enabled from purpose I/O on their JTAG funct e disabled using utput on reset a	fter a reset. Software must e the high-impedance input m software. Enabling the pin's he pin. ion with weak pullups enabled g the TAP bit in the SC register. and defaults to an input with a ly enabled during the TAP's  SPECIAL FUNCTION  MOSI  MISO  SCLK  SSEL  TCK  TDI  TMS  TDO
_	2, 4, 15, 16, 27, 28, 33, 34	P3.0-P3.7; INT8-INT15	These port pins function high-impedance r	etion as bidirection mode after a reset. So remove the high-i	al I/O pins or as Software must o mpedance inpu	Edge-Selectable Interrupt. Is interrupts. All port pins default configure these pins after at condition. All interrupt  SPECIAL FUNCTION  INT8  INT9  INT10  INT11  INT12  INT13  INT14  INT15

### **Block Diagram**



### **Detailed Description**

The MAXQ610 microcontroller provides integrated, lowcost solutions that simplify the design of IR communications equipment such as universal remote controls. Standard features include the highly optimized, singlecycle, MAXQ 16-bit RISC core, 64KB of flash memory, 2KB data RAM, a soft stack, 16 general-purpose registers, and three data pointers. The MAXQ core offers the industry's best MIPS/mA rating, allowing developers to achieve the same performance as competing microcontrollers at substantially lower clock rates. Combining lower active-mode current with the MAXQ610 stopmode current (0.2µA typical) results in increased battery life. Application-specific peripherals include flexible timers for generating IR carrier frequencies and modulation, a high-current IR drive pin capable of sinking up to 25mA current, and output pins capable of sinking up to 5mA ideal for IR applications, generalpurpose I/O pins ideal for keypad matrix input, and a power-fail-detection circuit to notify the application when the supply voltage is nearing the minimum operating voltage of the microcontroller.

At the heart of the MAXQ610 is the MAXQ 16-bit RISC core. The MAXQ610 operates from DC to 12MHz and almost all instructions execute in a single clock cycle (83.3ns at 12MHz), enabling nearly 12MIPS true code operation. When active device operation is not required, an ultra-low-power stop mode can be invoked from software resulting in quiescent current consumption of less than  $0.2\mu A$  typical and  $2.0\mu A$  maximum. The combination of high-performance instructions and ultra-low stop-mode current increases battery life over com-

peting microcontrollers. An integrated POR circuit with brownout support resets the device to a known condition following a power-up cycle or brownout condition. Additionally, a power-fail warning flag is set and a power-fail interrupt can be generated when the system voltage falls below the power-fail warning voltage, VPFW. The power-fail warning feature allows the application to notify the user that the system supply is low and appropriate action should be taken.

### **Microprocessor**

The MAXQ610 is based on Maxim's MAXQ core. The MAXQ is a low-power implementation of the new 16-bit MAXQ family of RISC cores. The core supports the Harvard memory architecture with separate 16-bit program and data address buses. A fixed 16-bit instruction word is standard, but data can be arranged in 8 or 16 bits. The MAXQ core in the MAXQ610 family is implemented as a pipelined processor with performance approaching 1MIPS per MHz. The 16-bit data path is implemented around register modules, and each register module contributes specific functions to the core. The accumulator module consists of sixteen 16-bit registers and is tightly coupled with the arithmetic logic unit (ALU). A configurable soft stack supports program flow.

Execution of instructions is triggered by data transfer between functional register modules or between a functional register module and memory. Because data movement involves only source and destination modules, circuit-switching activities are limited to active modules only. For power-conscious applications, this approach localizes power dissipation and minimizes switching noise. The modular architecture also provides a maximum of flexibility and reusability that is important for a microprocessor used in embedded applications.

The MAXQ instruction set is highly orthogonal. All arithmetical and logical operations can use any register in conjunction with the accumulator. Data movement is supported from any register to any other register. Memory is accessed through specific data-pointer registers with automatic increment/decrement support.

#### Memory

The MAXQ610 incorporates several memory types that include the following:

- 64KB program flash
- 2KB SRAM data memory
- 5.25KB utility ROM
- Soft stack

Table 1. Memory Areas and Associated Maximum Privilege Levels

AREA	PAGE ADDRESS	MAXIMUM PRIVILEGE LEVEL
System	0 to ULDR-1	High
User Loader	ULDR to UAPP-1	Medium
User Application	UAPP to top	Low
Utility ROM	N/A	High
Other (RAM)	N/A	Low

### **Memory Protection**

The optional memory-protection feature separates code memory into three areas: system, user loader, and user application. Code in the system area can be kept confidential. Code in the user areas can be prevented from reading and writing system code. The user loader can also be protected from user application code.

Memory protection is implemented using privilege levels for code. Each area has an associated privilege level. RAM/ROM are assigned privilege levels as well. Refer to the *MAXQ Family User's Guide: MAXQ610 Supplement* for a more thorough explanation of the topic. See Table 1.

#### Stack Memory

A 16-bit-wide internal stack provides storage for program return addresses and can also be used general-purpose data storage. The stack is used automatically by the processor when the CALL, RET, and RETI instructions are executed and when an interrupt is serviced. An application can also store values in the stack explicitly by using the PUSH, POP, and POPI instructions.

On reset, the stack pointer, SP, initializes to the top of the stack (0Fh). The CALL, PUSH, and interrupt-vectoring operations increment SP, then store a value at the location pointed to by SP. The RET, RETI, POP, and POPI operations retrieve the value at SP and then decrement SP.

#### **Utility ROM**

The utility ROM is a 5.25KB block of internal ROM memory that defaults to a starting address of 8000h. The utility ROM consists of subroutines that can be called from application software. These include the following:

- In-system programming (bootstrap loader) using JTAG interface
- In-circuit debug routines
- Test routines (internal memory tests, memory loader, etc.)
- User-callable routines for in-application flash programming and fast table lookup

Following any reset, execution begins in the utility ROM. The ROM software determines whether the program execution should immediately jump to location 0000h, the start of system code, or to one of the special routines mentioned. Routines within the utility ROM are user accessible and can be called as subroutines by the application software. More information on the utility ROM functions is contained in the MAXQ Family User's Guide: MAXQ610 Supplement.

Some applications require protection against unauthorized viewing of program code memory. For these applications, access to in-system programming, inapplication programming, or in-circuit debugging functions is prohibited until a password has been supplied. The password is defined as the 16 words of physical program memory at addresses 0010h to 001Fh.

Three password locks are provided for protection of up to three different program memory segments. When the PWL is set to 1 (POR default) and the contents of the memory at addresses 0010h to 001Fh are any value other than FFh or 00h, the password is required to access the utility ROM, including in-circuit debug and in-system programming routines that allow reading or writing of internal memory. When PWL is cleared to 0, these utilities are fully accessible without password. The password is automatically set to all ones following a mass erase.

### Watchdog Timer

An internal watchdog timer greatly increases system reliability. The timer resets the device if software execution is disturbed. The watchdog timer is a free-running counter designed to be periodically reset by the application software. If software is operating correctly, the counter is periodically reset and never reaches its maximum count. However, if software operation is interrupted, the timer does not reset, triggering a system reset and optionally a watchdog timer interrupt. This protects the system against electrical noise or ESD upsets that could cause uncontrolled processor operation. The internal watchdog timer is an upgrade to older designs with external watchdog devices, reducing system cost and simultaneously increasing reliability.

Table 2. Watchdog Interrupt Timeout (Syscik = 12MHz, CD[1:0] = 00)

WD[1:0]	WATCHDOG CLOCK	WATCHDOG INTERRUPT TIMEOUT	WATCHDOG RESET AFTER WATCHDOG INTERRUPT (μs)
00	SyscIk/2 <sup>15</sup>	2.7ms	42.7
01	SyscIk/2 <sup>18</sup>	21.9ms	42.7
10	SyscIk/2 <sup>21</sup>	174.7ms	42.7
11	SyscIk/2 <sup>24</sup>	1.4s	42.7

The watchdog timer functions as the source of both the watchdog-timer timeout and the watchdog-timer reset. The timeout period can be programmed in a range of  $2^{15}$  to  $2^{24}$  system clock cycles. An interrupt is generated when the timeout period expires if the interrupt is enabled. All watchdog-timer resets follow the programmed interrupt timeouts by 512 system clock cycles. If the watchdog timer is not restarted for another full interval in this time period, a system reset occurs when the reset timeout expires. See Table 2.

### IR Carrier Generation and Modulation Timer

The dedicated IR timer/counter module simplifies low-speed IR communication. The IR timer implements two pins (IRTX and IRRX) for supporting IR transmit and receive, respectively. The IRTX pin has no corresponding port pin designation, so the standard PD, PO, and PI port control status bits are not present. However, the IRTX pin output can be manipulated high or low using the PWCN.IRTXOUT and PWCN.IRTXOE bits when the IR timer is not enabled (i.e., IREN = 0).

The IR timer is composed of two separate timing entities: a carrier generator and a carrier modulator. The carrier generation module uses the 16-bit IR Carrier register (IRCA) to define the high and low time of the carrier through the IR carrier high byte (IRCAH) and IR carrier low byte (IRCAL). The carrier modulator uses the IR data bit (IRDATA) and IR Modulator Time register (IRMT) to determine whether the carrier or the idle condition is present on IRTX.

The IR timer is enabled when the IR enable bit (IREN) is set to 1. The IR Value register (IRV) defines the beginning value for the carrier modulator. During transmission, the IRV register is initially loaded with the IRMT value and begins down counting towards 0000h, whereas in receive mode it counts upward from the initial IRV register value. During the receive operation, the IRV register can be configured to reload with 0000h when capture occurs on detection of selected edges or

can be allowed to continue free-running throughout the receive operation. An overflow occurs when the IR timer value rolls over from 0FFFFh to 0000h. The IR overflow flag (IROV) is set to 1 and an interrupt is generated if enabled (IRIE = 1).

#### **Carrier Generation Module**

The IRCAH byte defines the carrier high time in terms of the number of IR input clocks, whereas the IRCAL byte defines the carrier low time.

IR Input Clock (firclk) = fsys/2<sup>IRDIV[1:0]</sup>

Carrier Frequency (fCARRIER) = fIRCLK/(IRCAH + IRCAL + 2)

Carrier High Time = IRCAH + 1

Carrier Low Time = IRCAL + 1

Carrier Duty Cycle = (IRCAH + 1)/(IRCAH + IRCAL + 2)

During transmission, the IRCA register is latched for each IRV downcount interval and is sampled along with the IRTXPOL and IRDATA bits at the beginning of each new IRV downcount interval so that duty-cycle variation and frequency shifting is possible from one interval to the next, which is illustrated in Figure 1.

Figure 2 illustrates the basic carrier generation and its path to the IRTX output pin. The IR transmit polarity bit (IRTXPOL) defines the starting/idle state and the carrier polarity of the IRTX pin when the IR timer is enabled.

#### IR Transmission

During IR transmission (IRMODE = 1), the carrier generator creates the appropriate carrier waveform, while the carrier modulator performs the modulation. The carrier modulation can be performed as a function of carrier cycles or IRCLK cycles dependent on the setting of the IRCFME bit. When IRCFME = 0, the IRV downcounter is clocked by the carrier frequency and thus the modulation is a function of carrier cycles. When IRCFME = 1, the IRV downcounter is clocked by IRCLK, allowing carrier modulation timing with IRCLK resolution.




Figure 1. IR Transmit Frequency Shifting Example (IRCFME = 0)




Figure 2. IR Transmit Carrier Generation and Carrier Modulator Control

The IRTXPOL bit defines the starting/idle state as well as the carrier polarity for the IRTX pin. If IRTXPOL = 1, the IRTX pin is set to a logic-high when the IR timer module is enabled. If IRTXPOL = 0, the IRTX pin is set to a logic-low when the IRTX timer is enabled.

A separate register bit, IR data (IRDATA), is used to determine whether the carrier generator output is output to the IRTX pin for the next IRMT carrier cycles. When IRDATA = 1, the carrier waveform (or inversion of this waveform if IRTXPOL = 1) is output on the IRTX pin during the next IRMT cycles. When IRDATA = 0, the idle condition, as defined by IRTXPOL, is output on the IRTX pin during the next IRMT cycles.

The IR timer acts as a downcounter in transmit mode. An IR transmission starts when 1) the IREN bit is set to 1 when IRMODE = 1, 2) the IRMODE bit is set to 1 when IREN = 1, or 3) when IREN and IRMODE are both set to 1 in the same instruction. The IRMT and IRCA registers, along with the IRDATA and IRTXPOL bits, are sampled at the beginning of the transmit process and every time the IR timer value reloads its value. When the IRV reaches 0000h value, on the next carrier clock, it does the following:

- 1) Reloads IRV with IRMT.
- 2) Samples IRCA, IRDATA, and IRTXPOL.

- 3) Generates IRTX accordingly.
- 4) Sets IRIF to 1.
- 5) Generates an interrupt to the CPU if enabled (IRIE = 1).

To terminate the current transmission, the user can switch to receive mode (IRMODE = 0) or clear IREN to 0.

Carrier Modulation Time = IRMT + 1 carrier cycles

# IR Transmit—Independent External Carrier and Modulator Outputs

The normal transmit mode modulates the carrier based upon the IRDATA bit. However, the user has the option to input the modulator (envelope) on an external pin if desired. If the IRENV[1:0] bits are configured to 01b or 10b, the modulator/envelope is output to the IRTXM pin. The IRDATA bit is output directly to the IRTXM pin (if IRTXPOL = 0) on each IRV downcount interval boundary just as if it were being used to internally modulate the carrier frequency. If IRTXPOL = 1, the inverse of the IRDATA bit is output to the IRTXM pin on the IRV interval downcount boundaries. The envelope output is illustrated in Figure 4. When the envelope mode is enabled, it is possible to output either the modulated (IRENV[1:0] = 01b) or unmodulated (INENV[1:0] = 10b) carrier to the IRTX pin.




Figure 3. IR Transmission Waveform (IRCFME = 0)




Figure 4. External IRTXM (Modulator) Output




Figure 5. IR Capture

#### **IR Receive**

When configured in receive mode (IRMODE = 0), the IR hardware supports the IRRX capture function. The IRRXSEL[1:0] bits define which edge(s) of the IRRX pin should trigger IR timer capture function.

The IR module starts operating in the receive mode when IRMODE = 0 and IREN = 1. Once started, the IR timer (IRV) starts up counting from 0000h when a quali-

fied capture event as defined by IRRXSEL happens. The IRV register is, by default, counting carrier cycles as defined by the IRCA register. However, the IR carrier frequency detect (IRCFME) bit can be set to 1 to allow clocking of the IRV register directly with the IRCLK for finer resolution. When IRCFME = 0, the IRCA defined carrier is counted by IRV. When IRCFME = 1, the IRCLK clocks the IRV register.

On the next qualified event, the IR module does the following:

- 1) Captures the IRRX pin state and transfers its value to IRDATA. If a falling edge occurs, IRDATA = 0. If a rising edge occurs, IRDATA = 1.
- 2) Transfers its current IRV value to the IRMT.
- 3) Resets IRV content to 0000h (if IRXRL = 1).
- 4) Continues counting again until the next qualified event.

If the IR timer value rolls over from 0FFFFh to 0000h before a qualified event happens, the IR timer overflow (IROV) flag is set to 1 and an interrupt generated if enabled. The IR module continues to operate in receive

mode until it is stopped by switching into transmit mode (IRMODE = 1) or clearing IREN = 0.

#### **Carrier Burst-Count Mode**

A special mode reduces the CPU processing burden when performing IR learning functions. Typically, when operating in an IR learning capacity, some number of carrier cycles are examined for frequency determination. Once the frequency has been determined, the IR receive function can be reduced to counting the number of carrier pulses in the burst and the duration of the combined mark-space time within the burst. To simplify this process, the receive burst-count mode (as enabled by the RXBCNT bit) can be used. When RXBCNT = 0, the standard IR receive capture functionality is in place.




Figure 6. Receive Burst-Count Example

When RXBCNT = 1, the IRV capture operation is disabled and the interrupt flag associated with the capture no longer denotes a capture. In the carrier burst-count mode, the IRMT register is now used only to count qualified edges. The IRIF interrupt flag (normally used to signal a capture when RXBCNT = 0) now becomes set if ever two IRCA cycles elapse without getting a qualified edge. The IRIF interrupt flag thus denotes absence of the carrier and the beginning of a space in the receive signal. When the RXBCNT bit is changed from 0 to 1, the IRMT register is set to 0001h. The IRCFME bit is still used to define whether the IRV register is counting system IRCLK clocks or IRCA-defined carrier cycles. The IRXRL bit is still used to define whether the IRV register is reloaded with 0000h on detection of a qualified edge (per the IRXSEL[1:0] bits). Figure 6 and the descriptive sequence embedded in the figure illustrate the expected usage of the receive burst-count mode.

### **16-Bit Timers/Counters**

The MAXQ610 provides two timers/counters that support the following functions:

- 16-bit timer/counter
- 16-bit up/down autoreload
- Counter function of external pulse
- 16-bit timer with capture
- 16-bit timer with compare
- Input/output enhancements for pulse-width modulation
- Set/reset/toggle output state on comparator match
- Prescaler with 2n divider (for n = 0, 2, 4, 6, 8, 10)

### General-Purpose I/O

The MAXQ610 provides port pins for general-purpose I/Os that have the following features:

- CMOS output drivers
- Schmitt trigger inputs
- Optional weak pullup to V<sub>DD</sub> when operating in input mode

While the microcontroller is in a reset state, all port pins become high impedance with weak pullups disabled, unless otherwise noted.

From a software perspective, each port appears as a group of peripheral registers with unique addresses. Special function pins can also be used as general-purpose I/O pins when the special functions are disabled. For a detailed description of the special functions available for each pin, refer to the part-specific user manual. The MAXQ Family User's Guide: MAXQ610 Supplement describes all special functions available on the MAXQ610.

**USART** 

The USART units are implemented with the following characteristics:

- 2-wire interface
- Full-duplex operation for asynchronous data transfers
- Half-duplex operation for synchronous data transfers
- · Programmable interrupt for receive and transmit
- Independent baud-rate generator
- Programmable 9th bit parity support
- Start/stop bit support

## \_Serial Peripheral Interface (SPI)

The integrated SPI provides an independent serial communication channel that communicates synchronously with peripheral devices in a multiple master or multiple slave system. The interface allows access to a 4-wire, full-duplex serial bus, and can be operated in either master mode or slave mode. Collision detection is provided when two or more masters attempt a data transfer at the same time.

The maximum SPI master transfer rate is Sysclk/2. When operating as an SPI slave, the MAXQ610 can support up to a Sysclk/4 SPI transfer rate. Data is transferred as an 8-bit or 16-bit value, MSB first. In addition, the SPI module supports configuration of active SSEL state through the slave active select.

**Table 3. USART Mode Details** 

MODE	TYPE	START BITS	DATA BITS	STOP BITS
Mode 0	Synchronous	N/A	8	N/A
Mode 1	Asynchronous	1	8	1
Mode 2	Asynchronous	1	8 + 1	1
Mode 3	Asynchronous	1	8 + 1	1




Figure 7. SPI Master Communication Timing




Figure 8. SPI Slave Communication Timing

### **On-Chip Oscillator**

An external quartz crystal or a ceramic resonator can be connected between HFXIN and HFXOUT on the MAXQ610, as illustrated in Figure 9.

Noise at HFXIN and HFXOUT can adversely affect onchip clock timing. It is good design practice to place the crystal and capacitors near the oscillator circuitry and connect HFXIN and HFXOUT to ground with a direct short trace. The typical values of external capacitors vary with the type of crystal to be used and should be initially selected based on the load capacitance as suggested by the crystal manufacturer.

#### **ROM Loader**

The MAXQ610 includes a ROM loader. The loader denies access to the system, user loader, or user-application memories unless an area-specific password is provided. The ROM loader is not available in ROM-only versions of the MAXQ610.

### Loading Flash Memory

An internal bootstrap loader allows the device to be reloaded over a simple JTAG interface. As a result, software can be upgraded in-system, eliminating the need for a costly hardware retrofit when updates are required. Remote software uploads are possible that enable physically inaccessible applications to be frequently updated. The interface hardware can be a JTAG connection to another microcontroller, or a connection to a PC serial port using a serial-to-JTAG converter, such as the MAXQJTAG-001 available from Maxim Integrated Products. If in-system programmabili-

ty is not required, a commercial gang programmer can be used for mass programming. Activating the JTAG interface and loading the test access port (TAP) with the system programming instruction invokes the bootstrap loader. Setting the SPE bit to 1 during reset through the JTAG interface executes the bootstrap-loader-mode program that resides in the utility ROM. When programming is complete, the bootstrap loader can clear the SPE bit and reset the device, allowing the device to bypass the utility ROM and begin execution of the application software.

In addition, the ROM loader also enforces the memory-protection policies. 16-word passwords are required to access the ROM loader interface.

Loading memory is not possible for ROM-only versions of the MAXQ610 family.

### In-Application Flash\_ Programming

From user-application code, flash can be programmed using the ROM utility functions from either C or assembly language. The function declarations that follow show examples of some of the ROM utility functions provided for in-application flash programming.

/\* Write one 16-bit word to code address 'dest'.

- \* Dest must be aligned to 16 bits.
- \* Returns 0 = failure, 1 = OK.
- \* /

int flash write (uint16 t dest, uint16 t data);




Figure 9. On-Chip Oscillator

To erase, the following function would be used:

- /\* Erase the given Flash page
- \* addr: Flash offset (anywhere within page)
- \* /

int flash erasepage(uint16 t addr);

The in-application flash programming must call ROM utility functions to erase and program any of the flash memory. Memory protection is enforced by the ROM utility functions.

In-application programming is not available in ROM-only versions of the MAXQ610 family.

### In-Circuit Debug and JTAG Interface

Embedded debug hardware and software are developed and integrated into the MAXQ610 to provide full in-circuit debugging capability in a user application environment. These hardware and software features include:

- A debug engine.
- A set of registers providing the ability to set breakpoints on register, code, or data using debug service routines stored in ROM.

Collectively, these hardware and software features support two modes of in-circuit debug functionality:

- 1) Background Mode
  - CPU is executing the normal user program.
  - Allows the host to configure and set up the in-circuit debugger.
- 2) Debug Mode
  - The debugger takes over the control of the CPU.
  - Read/write accesses to internal registers and memory.
  - Single-step of the CPU for trace operation.

The interface to the debug engine is the TAP controller. The interface allows for communication with a bus master that can either be automatic test equipment or a component that interfaces to a higher level test bus as part of a complete system. The communication operates across a 4-wire serial interface from a dedicated TAP that is compatible to the JTAG IEEE Std 1149. The TAP provides an independent serial channel to communicate synchronously with the host system.

To prevent unauthorized access of the protected memory regions through the JTAG interface, the debug engine prevents modification of the privilege registers and disallows all access to system memory, unless memory protection is disabled. In addition, all services (such as register display or modification) are denied when code is executing inside the system area.

The debugger is not available for ROM-only versions of the MAXQ610 family.




Figure 10. In-Circuit Debugger

### **Operating Modes**

The lowest power mode of operation for the MAXQ610 is stop mode. In this mode, CPU state and memories are preserved, but the CPU is not actively running. Wake-up sources include external I/O interrupts, the power-fail warning interrupt, or a power-fail reset. Any time the microcontroller is in a state where code does not need to be executed, the user software can put the MAXQ610 into stop mode. The nanopower ring oscillator is an internal ultra-low-power (400nA), 8kHz ring oscillator that can be used to drive a wake-up timer that exits stop mode. The wake-up timer is programmable by software in steps of 125µs up to approximately 8s.

The power-fail monitor is always on during normal operation. However, it can be selectively disabled during stop mode to minimize power consumption. This feature is enabled using the power-fail monitor disable

(PFD) bit in the PWCN register. The reset default state for the PFD bit is 1, which disables the power-fail monitor function during stop mode. If power-fail monitoring is disabled (PFD = 1) during stop mode, the circuitry responsible for generating a power-fail warning or reset is shut down and neither condition is detected. Thus, the VDD < VRST condition does not invoke a reset state. However, in the event that VDD falls below the POR level, a POR is generated. The power-fail monitor is enabled prior to stop mode exit and before code execution begins. If a power-fail warning condition (VDD < VPFW) is then detected, the power-fail interrupt flag is set on stop mode exit. If a power-fail condition is detected (VDD < VRST), the CPU goes into reset.

#### **Power-Fail Detection**

Figures 11, 12, and 13 show the power-fail detection and response during normal and stop mode operation.




Figure 11. Power-Fail Detection During Normal Operation

**Table 4. Power-Fail Detection States During Normal Operation** 

STATE	POWER-FAIL	INTERNAL REGULATOR	CRYSTAL OSCILLATOR	SRAM RETENTION	COMMENTS
А	On	Off	Off	_	V <sub>DD</sub> < V <sub>POR</sub> .
В	On	On	On	_	VPOR < VDD < VRST. Crystal warmup time, txTAL_RDY. CPU held in reset.
С	On	On	On	_	V <sub>DD</sub> > V <sub>RST</sub> . CPU normal operation.
D	On	On	On	_	Power drop too short. Power-fail not detected.
E	On	On	On	_	VRST < VDD < VPFW. PFI is set when VRST < VDD < VPFW and maintains this state for at least tPFW, at which time a powerfail interrupt is generated (if enabled). CPU continues normal operation.
F	On (Periodically)	Off	Off	Yes	VPOR < VDD < VRST. Power-fail detected. CPU goes into reset. Power-fail monitor turns on periodically.
G	On	On	On	_	V <sub>DD</sub> > V <sub>RST</sub> . Crystal warmup time, t <sub>XTAL_RDY</sub> . CPU resumes normal operation from 8000h.
Н	On (Periodically)	Off	Off	Yes	VPOR < VDD < VRST. Power-fail detected. CPU goes into reset. Power-fail monitor is turned on periodically.
I	Off	Off	Off	_	V <sub>DD</sub> < V <sub>POR</sub> . Device held in reset. No operation allowed.

If a reset is caused by a power-fail, the power-fail monitor can be set to one of the following intervals:

- Always on—continuous monitoring
- 2<sup>11</sup> nanopower ring oscillator clocks (~256ms)
- 2<sup>12</sup> nanopower ring oscillator clocks (~512ms)
- 2<sup>13</sup> nanopower ring oscillator clocks (~1.024s)

In the case where the power-fail circuitry is periodically turned on, the power-fail detection is turned on for two nanopower ring oscillator cycles. If  $V_{DD} > V_{RST}$  during

detection,  $V_{\rm DD}$  is monitored for an additional nanopower ring oscillator period. If  $V_{\rm DD}$  remains above  $V_{\rm RST}$  for the third nanopower ring period, the CPU exits the reset state and resumes normal operation from utility ROM at 8000h after satisfying the crystal warmup period.

If a reset is generated by any other event, such as the RESET pin being driven low externally or the watchdog timer, the power-fail, internal regulator, and crystal remain on during the CPU reset. In these cases, the CPU exits the reset state in less than 20 crystal cycles after the reset source is removed.




Figure 12. Stop Mode Power-Fail Detection States with Power-Fail Monitor Enabled

## Table 5. Stop Mode Power-Fail Detection States with Power-Fail Monitor Enabled

STATE	POWER-FAIL	INTERNAL REGULATOR	CRYSTAL OSCILLATOR	SRAM RETENTION	COMMENTS
А	On	Off	Off	Yes	Application enters stop mode.  VDD > VRST.  CPU in stop mode.
В	On	Off	Off	Yes	Power drop too short. Power-fail not detected.
С	On	On	On	Yes	VRST < VDD < VPFW. Power-fail warning detected. Turn on regulator and crystal. Crystal warmup time, txTAL_RDY. Exit stop mode.
D	On	Off	Off	Yes	Application enters stop mode.  VDD > VRST.  CPU in stop mode.
E	On (Periodically)	Off	Off	Yes	VPOR < VDD < VRST. Power-fail detected. CPU goes into reset. Power-fail monitor is turned on periodically.
F	Off	Off	Off	_	V <sub>DD</sub> < V <sub>POR</sub> . Device held in reset. No operation allowed.




Figure 13. Stop Mode Power-Fail Detection with Power-Fail Monitor Disabled

## Table 6. Stop Mode Power-Fail Detection States with Power-Fail Monitor Disabled

STATE	POWER-FAIL	INTERNAL REGULATOR	CRYSTAL OSCILLATOR	SRAM RETENTION	COMMENTS
А	Off	Off	Off	Yes	Application enters stop mode.  VDD > VRST.  CPU in stop mode.
В	Off	Off	Off	Yes	V <sub>DD</sub> < V <sub>PFW</sub> . Power-fail not detected because power-fail monitor is disabled.
С	On	On	On	Yes	VRST < VDD < VPFW. An interrupt occurs that causes the CPU to exit stop mode. Power-fail monitor is turned on, detects a power-fail warning, and sets the power-fail interrupt flag. Turn on regulator and crystal. Crystal warmup time, txTAL_RDY. On stop mode exit, CPU vectors to the higher priority of power-fail and the interrupt that causes stop mode exit.

Table 6. Stop Mode Power-Fail Detection States with Power-Fail Monitor Disabled (continued)

STATE	POWER-FAIL	INTERNAL REGULATOR	CRYSTAL OSCILLATOR	SRAM RETENTION	COMMENTS
D	Off	Off	Off	Yes	Application enters stop mode.  VDD > VRST.  CPU in stop mode.
E	On (Periodically)	Off	Off	Yes	VPOR < VDD < VRST. An interrupt occurs that causes the CPU to exit stop mode. Power-fail monitor is turned on, detects a power-fail, puts CPU in reset. Power-fail monitor is turned on periodically.
F	Off	Off	Off	_	V <sub>DD</sub> < V <sub>POR</sub> Device held in reset. No operation allowed.

### \_Applications Information

The low-power, high-performance RISC architecture of this device makes it an excellent fit for many portable or battery-powered applications. It is ideally suited for applications such as universal remote controls that require the cost-effective integration of IR transmit/receive capability.

#### **Grounds and Bypassing**

Careful PCB layout significantly minimizes system-level digital noise that could interact with the microcontroller or peripheral components. The use of multilayer boards is essential to allow the use of dedicated power planes. The area under any digital components should be a continuous ground plane if possible. Keep any bypass capacitor leads short for best noise rejection and place the capacitors as close to the leads of the devices as possible.

CMOS design guidelines for any semiconductor require that no pin be taken above V<sub>DD</sub> or below GND. Violation of this guideline can result in a hard failure (damage to the silicon inside the device) or a soft failure (unintentional modification of memory contents). Voltage spikes above or below the device's absolute maximum ratings can potentially cause a devastating IC latchup.

Microcontrollers commonly experience negative voltage spikes through either their power pins or general-purpose I/O pins. Negative voltage spikes on power pins are especially problematic as they directly couple to the internal power buses. Devices such as keypads can conduct electrostatic discharges directly into the microcontroller and seriously damage the device.

System designers must protect components against these transients that can corrupt system memory.

#### **Differences for ROM Versions**

The ROM-only versions of the MAXQ610 family devices operate in the same manner as their flash counterparts with the following exceptions:

- The ROM loader is not available in the ROM version.
- Loading memory and in-application programming are not supported.
- The debugger is not available in the ROM version.

#### **Additional Documentation**

Designers must have the following documents to fully use all the features of this device. This data sheet contains pin descriptions, feature overviews, and electrical specifications. Errata sheets contain deviations from published specifications. The user's guides offer detailed information about device features and operation. The following documents can be downloaded from www.maxim-ic.com/microcontrollers.

- This MAXQ610 data sheet, which contains electrical/ timing specifications and pin descriptions.
- The MAXQ610 revision-specific errata sheet (<u>www.maxim-ic.com/errata</u>).
- The MAXQ Family User's Guide, which contains detailed information on core features and operation, including programming.
- The MAXQ Family User's Guide: MAXQ610 Supplement, which contains detailed information on features specific to the MAXQ610.

### Development and Technical Support

Maxim and third-party suppliers provide a variety of highly versatile, affordably priced development tools for this microcontroller, including the following:


- Compilers
- In-circuit emulators

- Integrated Development Environments (IDEs)
- JTAG-to-serial converters for programming and debugging

A partial list of development tool vendors can be found at <a href="https://www.maxim-ic.com/MAXQ">www.maxim-ic.com/MAXQ</a> tools.

Technical support is available at <a href="www.maxim-ic.com/support">www.maxim-ic.com/support</a>.

### **Pin Configurations**



#### **Selector Guide**

PART	OPERATING VOLTAGE (V)	PROGRAM MEMORY (KB)	DATA MEMORY (KB)	PIN-PACKAGE
MAXQ610A-0000+	1.70 to 3.6	64 Flash	2	32 TQFN-EP
MAXQ610B-0000+	1.70 to 3.6	64 Flash	2	40 TQFN-EP
MAXQ610X-0000+	1.70 to 3.6	64 Flash	2	Bare die

Note: Contact factory for information about masked ROM devices.

# Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
32 TQFN-EP	T3255+3	<u>21-0140</u>
40 TQFN-EP	T4066+2	<u>21-0141</u>

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	10/08	Initial release.	_
1	11/08	Removed the SyscIk = 1MHz condition for the Active Current parameter, changed the R <sub>PU</sub> min values from $18k\Omega$ and $19k\Omega$ to $16k\Omega$ and $17k\Omega$ , and changed the f <sub>NANO</sub> T <sub>A</sub> = +25°C min and max values from 4.2kHz and 14.0kHz to 3.0kHz and 20.0kHz, respectively, in the <i>Recommended DC Operating Conditions</i> table.	4, 5
		Added the sentence "Software must configure this pin after release from reset to remove the high-impedance input condition." to the IRRX, P0.x, P1.x, P2.x, and P3.x descriptions in the <i>Pin Description</i> table.	8, 9

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.