



# Dual N-Channel 2.5V Specified PowerTrench MOSFET

## KDW2503N

## ■ Features

- 5.5 A, 20 V.  $R_{DS(ON)} = 0.021 \Omega$  @  $V_{GS} = 4.5$  V  
 $R_{DS(ON)} = 0.035 \Omega$  @  $V_{GS} = 2.5$  V
  - Fast switching speed
  - High performance trench technology for extremely low  $R_{DS(ON)}$
  - Extended VGSS range ( $\pm 12$  V) for battery applications



#### ■ Absolute Maximum Ratings $T_a = 25^\circ\text{C}$

Parameter	Symbol	Rating	Unit
Drain to Source Voltage	V <sub>DSS</sub>	20	V
Gate to Source Voltage	V <sub>GС</sub>	±12	V
Drain Current Continuous (Note 1a)	I <sub>D</sub>	5.5	A
Drain Current Pulsed		30	A
Power Dissipation for Single Operation (Note 1a)	P <sub>D</sub>	1	W
Power Dissipation for Single Operation (Note 1b)		0.6	
Operating and Storage Temperature	T <sub>J</sub> , T <sub>STG</sub>	-55 to 175	°C
Thermal Resistance Junction to Ambient (Note 1a)	R <sub>θ JA</sub>	125	°C/W
Thermal Resistance Junction to Ambient (Note 1b)	R <sub>θ JA</sub>	208	°C/W

**KDW2503N**■ Electrical Characteristics  $T_a = 25^\circ\text{C}$ 

Parameter	Symbol	Testconditons	Min	Typ	Max	Unit
Drain-Source Breakdown Voltage	$V_{BDSS}$	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	20			V
Breakdown Voltage Temperature Coefficient	$\frac{\Delta V_{BDSS}}{\Delta T_J}$	$I_D = 250 \mu\text{A}$ , Referenced to $25^\circ\text{C}$		14		$\text{mV}/^\circ\text{C}$
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = 16 \text{ V}, V_{GS} = 0 \text{ V}$			1	$\mu\text{A}$
Gate-Body Leakage, Forward	$I_{GSSF}$	$V_{GS} = 12 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA
Gate-Body Leakage, Reverse	$I_{GSSR}$	$V_{GS} = -12 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	0.6	0.8	1.5	V
Gate Threshold Voltage Temperature Coefficient	$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	$I_D = 250 \mu\text{A}$ , Referenced to $25^\circ\text{C}$		-3.2		$\text{mV}/^\circ\text{C}$
Static Drain-Source On-Resistance	$R_{DS(on)}$	$V_{GS} = 4.5 \text{ V}, I_D = 5.5 \text{ A}$		17	21	$\text{m}\Omega$
		$V_{GS} = 2.5 \text{ V}, I_D = 4.2 \text{ A}$		24	35	
		$V_{GS} = 4.5 \text{ V}, I_D = 5.5 \text{ A}, T_J = 125^\circ\text{C}$		23	34	
On-State Drain Current	$I_{D(on)}$	$V_{GS} = 4.5 \text{ V}, V_{DS} = 5 \text{ V}$	30			A
Forward Transconductance	$g_{FS}$	$V_{DS} = 5 \text{ V}, I_D = 5.5 \text{ A}$		26		S
Input Capacitance	$C_{iss}$	$V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1.0 \text{ MHz}$		1082		pF
Output Capacitance	$C_{oss}$			277		pF
Reverse Transfer Capacitance	$C_{rss}$			130		pF
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = 10 \text{ V}, I_D = 1 \text{ A}, V_{GS} = 4.5 \text{ V}, R_{GEN} = 6 \Omega$		8	20	ns
Turn-On Rise Time	$t_r$			8	27	ns
Turn-Off Delay Time	$t_{d(off)}$			24	38	ns
Turn-Off Fall Time	$t_f$			8	16	ns
Total Gate Charge $V_{GS}=5\text{V}$	$Q_g$	$V_{DS} = 10 \text{ V}, I_D = 5.5 \text{ A}, V_{GS}=4.5\text{V}(Note 2)$		12	17	nC
Gate-Source Charge	$Q_{gs}$			2		nC
Gate-Drain Charge	$Q_{gd}$			3		nC
Maximum Continuous Drain-Source Diode Forward Current	$I_S$				0.83	A
Drain-Source Diode Forward Voltage	$V_{SD}$	$V_{GS} = 0 \text{ V}, I_S = 0.83 \text{ A} (\text{Not 2})$		0.7	1.2	V

Notes:

1  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.

a)  $R_{\theta JA}$  is  $125^\circ\text{C}/\text{W}$  (steady state) when mounted on a 1 inch<sup>2</sup> copper pad on FR-4.

b)  $R_{\theta JA}$  is  $208^\circ\text{C}/\text{W}$  (steady state) when mounted on a minimum copper pad on FR-4.

2. Pulse Test: Pulse Width < 300  $\mu\text{s}$ , Duty Cycle < 2.0%