NST847BPDP6T5G

Dual Complementary General Purpose Transistor

The NST847BPDP6T5G device is a spin−off of our popular SOT−23/SOT−323/SOT−563 three−leaded device. It is designed for general purpose amplifier applications and is housed in the SOT−963 six−leaded surface mount package. By putting two discrete devices in one package, this device is ideal for low−power surface mount applications where board space is at a premium.

Features

- h_{FE}, 200−450
- Low $V_{CE(sat)}$, ≤ 0.3 V
- Simplifies Circuit Design
- Reduces Board Space
- Reduces Component Count
- This is a Pb−Free Device

ON Semiconductor®

http://onsemi.com



NST847BPDP6T5G*

*Q1 PNP
Q2 NPN



SOT−963
CASE 527AD
PLASTIC

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Collector − Emitter Voltage	V_{CEO}	45	Vdc
Collector − Base Voltage	V_{CBO}	50	Vdc
Emitter − Base Voltage	V_{EBO}	6.0	Vdc
Collector Current − Continuous	I_C	100	mAdc
Electrostatic Discharge HBM MM	ESD Class	2 B	

THERMAL CHARACTERISTICS

Characteristic (Single Heated)	Symbol	Max	Unit
Total Device Dissipation T_A = 25°C Derate above 25°C (Note 1)	P_D	240 1.9	mW mW/°C
Thermal Resistance, Junction-to-Ambient (Note 1)	$R_{\theta JA}$	520	°C/W
Total Device Dissipation T_A = 25°C Derate above 25°C (Note 2)	P_D	280 2.2	mW mW/°C
Thermal Resistance, Junction-to-Ambient (Note 2)	$R_{\theta JA}$	446	°C/W
Characteristic (Dual Heated) (Note 3)	**Symbol**	**Max**	**Unit**
Total Device Dissipation T_A = 25°C Derate above 25°C (Note 1)	P_D	350 2.8	mW mW/°C
Thermal Resistance, Junction-to-Ambient (Note 1)	$R_{\theta JA}$	357	°C/W
Total Device Dissipation T_A = 25°C Derate above 25°C (Note 2)	P_D	420 3.4	mW mW/°C
Thermal Resistance, Junction-to-Ambient (Note 2)	$R_{\theta JA}$	297	°C/W
Junction and Storage Temperature Range	T_J, T_{stg}	−55 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. FR−4 @ 100 mm^2, 1 oz. copper traces, still air.
2. FR−4 @ 500 mm^2, 1 oz. copper traces, still air.
3. Dual heated values assume total power is sum of two equally powered channels

MARKING DIAGRAM



A = Device Code
M = Date Code
▪ = Pb−Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

Device	Package	Shipping†
NST847BPDP6T5G	SOT−963 (Pb−Free)	8000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Collector – Emitter Breakdown Voltage		$V_{(BR)CEO}$				V
(I_C = 1.0 mA, I_B = 0)	(NPN)		45	–	–	
(I_C = −1.0 mA, I_B = 0)	(PNP)		−45	–	–	
Collector – Base Breakdown Voltage		$V_{(BR)CBO}$				V
(I_C = 10 μA, I_E = 0)	(NPN)		50	–	–	
(I_C = −10 μA, I_E = 0)	(PNP)		−50	–	–	
Collector – Emitter Breakdown Voltage		$V_{(BR)CES}$				V
(I_C = 10 μA)	(NPN)		50	–	–	
(I_C = −10 μA)	(PNP)		−50	–	–	
Emitter – Base Breakdown Voltage		$V_{(BR)EBO}$				V
(I_E = 1.0 μA, I_C = 0)	(NPN)		6.0	–	–	
(I_E = −1.0 μA, I_C = 0)	(PNP)		−5.0	–	–	
Collector Cutoff Current		I_{CBO}				
(V_{CB} = 30 V)	(NPN)		–	–	15	nA
(V_{CB} = 30 V, T_A = 150°C)	(NPN)		–	–	5.0	μA
(V_{CB} = −30 V)	(PNP)		–	–	−15	nA
(V_{CB} = −30 V, T_A = 150°C)	(PNP)		–	–	−4.0	μA
ON CHARACTERISTICS (Note 4)						
DC Current Gain		h_{FE}				–
(I_C = 2.0 mA, V_{CE} = 5.0 V)	(NPN)		200	290	450	
(I_C = −2.0 mA, V_{CE} = −5.0 V)	(PNP)		220	290	475	
Collector – Emitter Saturation Voltage		$V_{CE(sat)}$				V
(I_C = 10 mA, I_B = 0.5 mA)	(NPN)		–	–	0.25	
(I_C = 100 mA, I_B = 5.0 mA)			–	–	0.60	
(I_C = −10 mA, I_B = −0.5 mA)	(PNP)		–	–	−0.30	
(I_C = −100 mA, I_B = −5.0 mA)			–	–	−0.70	
Base – Emitter Saturation Voltage		$V_{BE(sat)}$				V
(I_C = 10 mA, I_B = 0.5 mA)	(NPN)		–	0.70	–	
(I_C = 100 mA, I_B = 5.0 mA)			–	0.90	–	
(I_C = −10 mA, I_B = −0.5 mA)	(PNP)		–	−0.70	–	
(I_C = −100 mA, I_B = −5.0 mA)			–	−0.90	–	
Base – Emitter On Voltage		$V_{BE(on)}$				V
(I_C = 2.0 mA, V_{CE} = 5.0 V)	(NPN)		0.58	0.66	0.70	
(I_C = 10 mA, V_{CE} = 5.0 V)			–	–	0.77	
(I_C = −2.0 mA, V_{CE} = −5.0 V)	(PNP)		−0.60	–	−0.75	
(I_C = −10 mA, V_{CE} = −5.0 V)			–	–	−0.82	
SMALL−SIGNAL CHARACTERISTICS						
Current−Gain − Bandwidth Product		f_T				MHz
(I_C = 10 mA, V_{CE} = 5.0 V, f = 100 MHz)	(NPN)		100	–	–	
(I_C = −10 mA, V_{CE} = −5.0 V, f = 100 MHz)	(PNP)		100	–	–	
Output Capacitance		C_{ob}				pF
(V_{CB} = 10 V, f = 1.0 MHz)	(NPN)		–	–	4.5	
(V_{CB} = −10 V, f = 1.0 MHz)	(PNP)		–	–	4.5	
Noise Figure		NF				dB
(I_C = 0.2 mA, V_{CE} = 5.0 V, R_S = 2 kΩ, f = 1 kHz, BW = 200 Hz)	(NPN)		–	–	10	
(I_C = −0.2 mA, V_{CE} = −5.0 V, R_S = 2 kΩ, f = 1 kHz, BW = 200 Hz)	(PNP)		–	–	10	

4. Pulse Test: Pulse Width ≤ 300 μs; Duty Cycle ≤ 2.0%.



Figure 1. Collector Emitter Saturation Voltage vs. Collector Current



Figure 2. DC Current Gain vs. Collector Current

NPN TRANSISTOR



Figure 3. Base Emitter Saturation Voltage vs. Collector Current



Figure 4. Base Emitter Turn−On Voltage vs. Collector Current



Figure 5. Saturation Region



Figure 6. Input Capacitance



Figure 7. Output Capacitance

PNP TRANSISTOR



Figure 8. Collector Emitter Saturation Voltage vs. Collector Current



Figure 9. DC Current Gain vs. Collector Current

PNP TRANSISTOR



Figure 10. Base Emitter Saturation Voltage vs. Collector Current



Figure 11. Base Emitter Turn−On Voltage vs. Collector Current



Figure 12. Saturation Region



Figure 13. Input Capacitance



Figure 14. Output Capacitance

NST847BPDP6T5G

PACKAGE DIMENSIONS

SOT−963
CASE 527AD−01
ISSUE C



NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETERS
3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
A	0.34	0.37	0.40			
b	0.10	0.15	0.20	0.004	0.006	0.008
C	0.07	0.12	0.17	0.003	0.005	0.007
D	0.95	1.00	1.05	0.037	0.039	0.041
E	0.75	0.80	0.85	0.03	0.032	0.034
e	0.35 BSC			0.014 BSC		
L	0.05	0.10	0.15	0.002	0.004	0.006
H_E	0.95	1.00	1.05	0.037	0.039	0.041

SOLDERING FOOTPRINT*



*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada
Fax: 303−675−2176 or 800−344−3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800−282−9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81−3−5773−3850

ON Semiconductor Website: **www.onsemi.com**

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative