Regarding the change of names mentioned in the document, such as Hitachi Electric and Hitachi XX, to Renesas Technology Corp.

The semiconductor operations of Mitsubishi Electric and Hitachi were transferred to Renesas Technology Corporation on April 1st 2003. These operations include microcomputer, logic, analog and discrete devices, and memory chips other than DRAMs (flash memory, SRAMs etc.) Accordingly, although Hitachi, Hitachi, Ltd., Hitachi Semiconductors, and other Hitachi brand names are mentioned in the document, these names have in fact all been changed to Renesas Technology Corp. Thank you for your understanding. Except for our corporate trademark, logo and corporate statement, no changes whatsoever have been made to the contents of the document, and these changes do not constitute any alteration to the contents of the document itself.

Renesas Technology Home Page: http://www.renesas.com

Renesas Technology Corp.
Customer Support Dept.
April 1, 2003



Cautions

Keep safety first in your circuit designs!

- Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but
 there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire
 or property damage.
 - Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation
 product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any
 other rights, belonging to Renesas Technology Corporation or a third party.
- Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.
 - The information described here may contain technical inaccuracies or typographical errors.
 - Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
 - Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).
- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
 Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.

AS Microcomputer Incorporating a DTMF Generator Circuit



ADE-202-048D Rev.5.0 Sept. 1999

Description

The HD404629R Series is part of the HMCS400-Series microcomputers designed to increase program productivity and also incorporate large-capacity memory. Each microcomputer has a high precision dual-tone multifrequency (DTMF) generator, LCD controller/driver, A/D converter, input capture circuit, 32-kHz oscillator for clock, and four low-power dissipation modes.

The HD404629R Series includes four chips: the HD404628R with 8-kword ROM; the HD4046212R with 12-kword ROM; the HD404629R with 16-kword ROM; the HD4074629 with 16-kword PROM.

A program can be written to the PROM by a PROM writer, which can dramatically shorten system development periods and smooth the process from debugging to mass production.

Features

- 1,876-digit × 4-bit RAM
- 44 I/O pins, including 10 high-current pins (15 mA, max.) and 20 pins multiplexed with LCD segment pins
- Four timer/counters
- 8-bit input capture circuit
- Three timer outputs (including two PWM out-puts)
- Two event counter inputs (including one double-edge function)
- Clock-synchronous 8-bit serial interface
- A/D converter (4 channels × 8 bits)
- LCD controller/driver (52 segments × 4 commons)
- On-chip DTMF generator
- Built-in oscillators
 - Main clock: 4-MHz ceramic (an external clock is also possible)
 - Subclock: 32.768-kHz crystal
- Eleven interrupt sources
 - Five by external sources, including three double-edge functions
 - Six by internal sources
- Subroutine stack up to 16 levels, including interrupts

- Four low-power dissipation modes
 - Subactive mode
 - Standby mode
 - Watch mode
 - Stop mode
- One external input for transition from stop mode to active mode
- Instruction cycle time (min.): 1 μ s (f_{OSC} = 4 MHz)
- Operation voltage

$$V_{CC} = 2.7 \text{ V to } 6.0 \text{ V (HD404629R)}$$

$$V_{CC} = 2.7 \text{ V to } 5.5 \text{ V (HD4074629)}$$

- Two operating modes
 - MCU mode
 - MCU/PROM mode (HD4074629 only)

Ordering Information

| Type | Product Name | Model Name | ROM (Words) | Package |
|--------------------|--------------------------|---------------------------|-------------|------------------------------------|
| Mask ROM | HD404628R | HD404628RH | 8,192 | 100-pin plastic QFP (FP-100B) |
| | | HD404628RFS | _ | 100-pin plastic QFP (FP-100A) |
| | | HD404628RTF | _ | 100-pin plastic TQFP (TFP-100B) |
| | HD4046212R | HD4046212RH | 12,288 | 100-pin plastic QFP (FP-100B) |
| | | HD4046212RFS | _ | 100-pin plastic QFP (FP-100A) |
| | | HD4046212RTF | _ | 100-pin plastic TQFP (TFP-100B) |
| | HD4046 <mark>29</mark> R | HD404629RH | 16,384 | 100-pin plastic QFP (FP-100B) |
| | | HD404629RFS | _ | 100-pin plastic QFP (FP-100A) |
| | | HD404629RTF | _ | 100-pin plastic TQFP (TFP-100B) |
| ZTAT TM | HD4074629 | HD40746 <mark>29</mark> H | 16,384 | 100-pin plastic QFP (FP-100B) |
| | | HD4074629FS | 9% | 100-pin plastic QFP (FP-100A) |
| | | HD4074629TF | 40 | 100-pin plastic TQFP (TFP-100B) |

ZTATTM: Zero Turn Around Time ZTAT is a trademark of Hitachi Ltd.

Cautions about operaton!


Like the ZTATTM HD4074629 and the HD404629 Series, the HD404629R Series has been verified to fully meet the standard electrical characteristics described in the data sheet or other related documents. However, due to differences in the manufacturing process, the type of built-in ROMs used, and internal wiring patterns, the HD404629R Series has different power factors, operating margins, and noise margins.

Therefore, you should test both of your systems incorporating the ZTATTM and mask ROM versions. When your system is modified to use an HD404629R Series in place of a conventional chip, you should also perform a similar evaluation test to verify performance of your new system.


List of Functions

| Product name | | HD404628R | HD4074629 | | | | | |
|------------------------|----------------------|---------------------------------|--------------------|--------|-------------|--|--|--|
| ROM (Words) | | 8,192 | 12,288 | 16,384 | 16,384 PROM | | | |
| RAM (Digits) | | 1,876 | | | | | | |
| I/O | | 44 (max) | | | | | | |
| Large-curre | ent I/O pins | 10 (Sink 15 m/ | A max) | | | | | |
| LCD segme | ent multiplexed pins | 20 | | | | | | |
| Timer / Counter | | 4 | | | | | | |
| Input captu | ire | 8 bit × 1 | | | | | | |
| Timer outp | ut | 3 (PWM outpu | t possible for 2) | | | | | |
| Event input | t | 2 (edge selecti | on possible for 1) | | | | | |
| Serial interface | _ | 1 (8-bit syncro | nous) | | | | | |
| DTMF generation | on circuit | Available | | | | | | |
| A/D converter | | 8 bit × 4 chann | nels | | | | | |
| LCD controller / | driver circuit | Max. 52 seg × 4 com | | | | | | |
| Interrupts | External | 5 (edge selecti | on possible for 3) | | | | | |
| | Internal | 6 | | | | | | |
| Low-Power Diss | sipation Mode | 4 | | | | | | |
| Stop mode | | Available | | | | | | |
| Watch mod | de | Available | | | | | | |
| Standby m | ode | Available | | | | | | |
| Subactive i | mode | Available | | | | | | |
| Main Oscillator | Ceramic oscillation | 400 kHz, 800 k | kHz, 2 MHz, 4 MH | z | | | | |
| | Crystal oscillation | 400 kHz, 800 k | kHz, 2 MHz, 4 MH | Z | _ | | | |
| Sub oscillator | Crystal oscillation | 32.768 kHz | | X | | | | |
| Minimum instruc | ction execution time | 1 μs (f _{OSC} = 4 MHz) | | | | | | |
| Operating voltage | ge (V) | 2.7 to 6.0 2.7 to 5.5 | | | | | | |
| Package | | 100-pin plastic QFP (FP-100B) | | | | | | |
| | | 100-pin plastic QFP (FP-100A) | | | | | | |
| | | 100-pin plastic | TQFP (TFP-100E | 3) | | | | |
| Guaranteed ope (°C) | eration temperature | −20 to +75 | | | | | | |

Pin Arrangement



Pin Arrangement




Pin Description

| | | Pin Number | | | | | |
|----------------|---|---------------------|---------|-----|---|--|--|
| Item | Symbol | FP-100B TFP-100B | FP-100A | 1/0 | Function | | |
| Power | V _{cc} | 97 | 99 | | Applies power voltage | | |
| supply | GND | 13 | 15 | | Connected to ground | | |
| Test | TEST | 7 | 9 | I | Used for factory testing only: Connect this pin to V_{cc} | | |
| Reset | RESET | 10 | 12 | I | Resets the MCU | | |
| Oscillato r | OSC ₁ | 8 | 10 | I | Input/output pins for the internal oscillator circuit: | | |
| | OSC ₂ | 9 | 11 | 0 | Connect them to a ceramic oscillator ,crystal oscillator or connect OSC ₁ to an external oscillator curcuit | | |
| | X1 | 11 | 13 | I | Used for a 32.768-kHz crystal for clock purposes. | | |
| | X2 | 12 | 14 | 0 | If not to be used, fix the X1 pin to V_{cc} and leave the X2 pin open. | | |
| Port | D ₀ –D ₉ | 14–23 | 16–25 | I/O | Input/output pins addressed by individual bits; pins D_0 – D_9 are high-current pins that can each supply up to 15 mA | | |
| | D ₁₀ , D ₁₁ | 24, 25 | 26, 27 | | Input pins addressable by individual bits | | |
| | R0 ₀ –R7 ₃ | 26–57 | 28–59 | I/O | Input/output pins addressable in 4-bit units | | |
| Interrupt | $\overline{\text{INT}}_0$, $\overline{\text{INT}}_1$, $\overline{\text{INT}}_2$ – $\overline{\text{INT}}_4$ | 25–29 | 27–31 | I | Input pins for external interrupts | | |
| Stop clear | STOPC | 24 | 26 | I | Input pin for transition from stop mode to active mode | | |
| Serial | SCK | 35 | 37 | I/O | Serial interface clock input/output pin | | |
| interface | SI | 36 | 38 | I | Serial interface receive data input pin | | |
| | SO | 37 | 39 | 0 | Serial interface transmit data output pin | | |
| Timer | TOB, TOC, TOD | 30–32 | 32–34 | 0 | Timer output pins | | |
| | EVNB, EVND | 33, 34 | 35, 36 | ļ | Event count input pins | | |
| LCD | V ₁ , V ₂ , V ₃ | 94–96 | 96–98 | | Power pins for LCD controller/driver; may be left open during operation since they are connected by internal voltage division resistors. Voltage conditions are: $V_{CC} \ge V_1 \ge V_2 \ge V_3 \ge GND$ | | |
| | COM1-COM4 | 90–93 | 92–95 | 0 | Common signal pins for LCD | | |
| | SEG1-SEG52 | 38–89 | 40–91 | 0 | Segment signal pins for LCD | | |

| | | Pin Number | | _ | | |
|------------------|----------------------------------|---------------------|---------|-----|---|--|
| Item | Symbol | FP-100B TFP-100B | FP-100A | I/O | Function | |
| A/D converter | AV _{CC} | 1 | 3 | | Power pin for A/D converter: Connect it to the same potential as $V_{\rm CC}$, as physically close to the $V_{\rm CC}$ pin as possible | |
| | AV _{SS} | 6 | 8 | | Ground for AV _{cc} : Connect it to the same potential as GND, as physically close to the GND pin as possible | |
| | AN ₀ -AN ₃ | 2–5 | 4–7 | I | Analog input pins for A/D converter | |
| DTMF | TONER | 99 | 1 | 0 | Output pin for DTMF row signals | |
| | TONEC | 98 | 100 | 0 | Output pin for DTMF column signals | |
| | VT _{ref} | 100 | 2 | | Reference voltage pin for DTMF signals. Voltage conditions are: $V_{CC} \ge VT_{ref} \ge GND$ | |
| | | | | | | |
| | | | | 5 | Reference voltage pin for DTMF signals. Voltage conditions are: V _{CC} ≥ VT _{ref} ≥ GND | |

Block Diagram



Memory Map

ROM Memory Map

The ROM memory map is shown in figure 1 and described below.




Figure 1 ROM Memory Map

Vector Address Area (\$0000–\$000F): Reserved for JMPL instructions that branch to the start addresses of the reset and interrupt routines. After MCU reset or an interrupt, program execution continues from the vector address.

Zero-Page Subroutine Area (\$0000–\$003F): Reserved for subroutines. The program branches to a subroutine in this area in response to the CAL instruction.

Pattern Area (\$0000-\$0FFF): Contains ROM data that can be referenced with the P instruction.

Program Area (\$0000-\$1FFF: HD404628R; \$0000-\$2FFF: HD4046212R; \$0000-\$3FFF; HD404629R, HD4074629): Used for program coding.

RAM Memory Map

The MCU contains a 1,876-digit × 4-bit RAM area consisting of a memory register area, an LCD data area, a data area, and a stack area. In addition, an interrupt control bits area, special register area, and register flag area are mapped onto the same RAM memory space as a RAM-mapped register area outside the above areas. The RAM memory map is shown in figure 2 and described below.

RAM-Mapped Register Area (\$000-\$03F):

- Interrupt Control Bits Area (\$000–\$003)
 - This area is used for interrupt control bits (figure 3). These bits can be accessed only by RAM bit manipulation instructions (SEM/SEMD, REM/REMD, and TM/TMD). However, note that not all the instructions can be used for each bit. Limitations on using the instructions are shown in figure 4.
- Special Function Register Area (\$004–\$01F, \$024–\$03F)
 This area is used as mode registers and data registers for external interrupts, serial interface, timer/counters, LCD, A/D converter, and as data control registers for I/O ports. The structure is shown in figures 2 and 5. These registers can be classified into three types: write-only (W), read-only (R), and read/write (R/W). The SEM, SEMD, REM, and REMD instructions can be used for the LCD control register (LCR: \$01B), but RAM bit manipulation instructions cannot be used for other registers.
- Register Flag Area (\$020–\$023)
- This area is used for the DTON, WDON, and other register flags and interrupt control bits (figure 3). These bits can be accessed only by RAM bit manipulation instructions (SEM/SEMD, REM/REMD, and TM/TMD). However, note that not all the instructions can be used for each bit. Limitations on using the instructions are shown in figure 4.






Figure 2 RAM Memory Map

| | Bit 3 | Bit 2 | Bit 1 | Bit 0 | | | | | |
|---|--------------------------------------|------------------------------------|---------------------------------------|--|--|--|--|--|--|
| \$000 | IM0 (IM of INT ₀) | IF0 (IF of INT ₀) | RSP (Reset SP bit) | IE (Interrupt enable flag) | | | | | |
| \$001 | IMTA (IM of timer A) | IFTA (IF of timer A) | IM1 (IM of INT ₁) | IF1 (IF of INT ₁) | | | | | |
| \$002 | IMTC (IM of timer C) | IFTC (IF of timer C) | IMTB (IM of timer B) | IFTB (IF of timer B) | | | | | |
| \$003 | IMAD (IM of A/D) | IFAD (IF of A/D) | IMTD (IM of timer D) | IFTD (IF of timer D) | | | | | |
| , | | Interrupt con | trol bits area | | | | | | |
| | Bit 3 | Bit 2 | Bit 1 | Bit 0 | | | | | |
| \$020 | DTON (Direct transfer on flag) | ADSF (A/D start flag) | WDON (Watchdog on flag) | LSON (Low speed on flag) | | | | | |
| 021 | RAME (RAM enable flag) | Not used | ICEF (Input capture error flag) | ICSF (Input capture status flag) | | | | | |
| \$022 | IM3 (IM of INT ₃) | IF3 (IF of INT ₃) | IM2 (IM of INT ₂) | IF2 (IF of INT ₂) | IF: Interrupt request | | | | |
| \$023 | IMS (IM of serial interface) | IFS (IF of serial interface) | IM4 (IM of INT ₄) | IF4 (IF of INT ₄) | IM: Interrupt mask IE: Interrupt enable f | | | | |
| interface) interface) (IIIV 14) (IIIV 14) SP: Stack pointer Register flag area | | | | | | | | | |

Figure 3 Configuration of Interrupt Control Bits and Register Flag Areas

| | SEM/SEMD | REM/REMD | TM/TMD | |
|----------|-----------------------------|--------------|-----------|--|
| IE | | | | |
| IM | Allowed | Allowed | Allowed | |
| LSON | | | | |
| IF | | | | |
| ICSF | Not executed | Allowed | Allowed | |
| ICEF | Not executed | Allowed | Allowed | |
| RAME | | | | |
| RSP | Not executed | Allowed | Inhibited | |
| WDON | Allowed | Not executed | Inhibited | |
| ADSF | Allowed | Inhibited | Allowed | |
| DTON | Not executed in active mode | Allowed | Allowed | |
| DTON | Used in subactive mode | Allowed | Allowed | |
| Not used | Not executed | Not executed | Inhibited | |

Note: WDON is reset by MCU reset or by STOPC enable for stop mode cancellation.

The REM or REMD instruction must not be executed for ADSF during A/D conversion.

DTON is always reset in active mode.

If the TM or TMD instruction is executed for the inhibited bits or non-existing bits, the value in ST becomes invalid.

Figure 4 Usage Limitations of RAM Bit Manipulation Instructions

| RAM address | | | | | | | |
|-----------------|-----------------------------------|-----------------------------------|-----------------------------------|-----------------------------------|--------|-----|--|
| | Bit 3 | Bit 2 | Bit 1 | Bit 0 | | | |
| \$000 | Interrupt control bits area | | | | | | |
| \$003 | | | | | | | |
| PMRA \$004 | Not used | Not used | R2 ₂ /SI | R2 ₃ /SO | | | |
| SMRA \$005 | R2 ₁ /SCK | | smit clock spee | | | | |
| SRL \$006 | | | ster (lower digit | | | | |
| SRU \$007 | | | ster (upper digit | | | | |
| TMA \$008 | *1 | | ource setting (t | | | | |
| TMB1 \$009 | *2 | | ource setting (t | imer B) | | | |
| TRBL/TWBL \$00A | | | er (lower digit) | | | | |
| TRBU/TWBU \$00B | | | er (upper digit) | | | | |
| MIS \$00C | | <u> </u> | Interrupt frame | | | | |
| TMCI \$00D | *2 | | ource setting (t | imer C) | | | |
| TRCL/TWCL \$00E | | | er (lower digit) | | | | |
| TRCU/TWCU \$00F | | | er (upper digit) | | | | |
| TMDI \$010 | *2 | | ource setting (t | imer D) | | | |
| TRDL/TWDL \$011 | | | er (lower digit) | | | | |
| TRDU/TWDU \$012 | | | er (upper digit) | | | | |
| TMB2 \$013 | Not used | Not used | Timer-B output | | | | |
| TMC2 \$014 | Not used | Timer- | C output mode | setting | | | |
| TMD2 \$015 | *4 | | D output mode | | | | |
| AMR \$016 | Analog chan | nel selection | Not used | *5 | | | |
| ADRL \$017 | | A/D data regis | ter (lower digit) | | | | |
| ADRU \$018 | | A/D data regist | er (upper digit) | | | | |
| TGM \$019 | TONEC outp | out frequency | TONER outp | ut frequency | | | |
| TGC \$01A | *6 | *7 | DTMF enable | Not used | | | |
| LCR \$01B | Not used | *8 | *9 | *10 | | | |
| LMR \$01C | LCD input clock | source selection | LCD duty cy | cle selection | | | |
| LOR1 \$01D | R3 ₃ /SEG4 | R3 ₂ /SEG3 | R3 ₁ /SEG2 | R3 ₀ /SEG1 | | | |
| LOR2 \$01E | R4 ₃ /SEG8 | R4 ₂ /SEG7 | R4 ₁ /SEG6 | R4 ₀ /SEG5 | | | |
| LOR3 \$01F | Not used | R7/SEG17-20 | R6/SEG13-16 | R5/SEG9-12 | | | |
| \$020 | | | | | | | |
| | | Register | flag area | | | | |
| \$023 | | | | | | | |
| PMRB \$024 | R0 ₃ /INT ₄ | R0 ₂ /INT ₃ | R0 ₁ /INT ₂ | R0 ₀ /INT ₁ | | | |
| PMRC \$025 | D ₁₁ /INT ₀ | D ₁₀ /STOPC | R2 ₀ /EVND | R1 ₃ /EVNB | | | |
| ESR1 \$026 | INT ₃ detection | edge selection | INT ₂ detection | edge selection | | | |
| ESR2 \$027 | EVND detection | n edge selection | INT ₄ detection | edge selection | 7/ | | |
| SMRB \$028 | Not used | Not used | *11 | *12 | | . 1 | 1 |
| SSR \$029 | *13 | *14 | Clock | select | | | |
| | | NI-4 | | | 4 | | |
| | | | used | | | | |
| DCD0 \$02C | | | Port D ₁ DCR | | | | |
| DCD1 \$02D | Port D ₇ DCR | Port D ₆ DCR | Port D ₅ DCR | Port D ₄ DCR | | | |
| DCD2 \$02E | Not used | Not used | Port D ₉ DCR | Port D ₈ DCR | | | |
| | | | used | | Notes: | 1 | Timer-A/time-base |
| DCR0 \$030 | Port R0 ₃ DCR | Port R0 ₂ DCR | Port R0 ₁ DCR | Port R0 ₀ DCR | | | Auto-reload on/off |
| DCR1 \$031 | Port R1 ₃ DCR | Port R1 ₂ DCR | Port R1 ₁ DCR | Port R1 ₀ DCR | | | Pull-up MOS control |
| DCR2 \$032 | Port R2 ₃ DCR | Port R2 ₂ DCR | Port R2 ₁ DCR | Port R2 ₀ DCR | | | Input capture selection A/D conversion time |
| DCR3 \$033 | Port R3 ₃ DCR | Port R3 ₂ DCR | Port R3 ₁ DCR | Port R3 ₀ DCR | | | TONEC output control |
| DCR4 \$034 | Port R4 ₃ DCR | Port R4 ₂ DCR | Port R4 ₁ DCR | Port R4 ₀ DCR | | 7. | TONER output control |
| DCR5 \$035 | Port R5 ₃ DCR | Port R5 ₂ DCR | Port R5 ₁ DCR | Port R5 ₀ DCR | | | Display on/off in watch mode |
| DCR6 \$036 | Port R6 ₃ DCR | Port R6 ₂ DCR | Port R6 ₁ DCR | Port R6 ₀ DCR | | | LCD power switch LCD display on/off |
| DCR7 \$037 | Port R7 ₃ DCR | Port R7 ₂ DCR | Port R7 ₁ DCR | Port R7 ₀ DCR | | 11. | SO idle H/L setting |
| | | Al · | | | | | Transmit clock source selection 32-kHz oscillation stop setting |
| | | Not | used | | | | 32-kHz oscillation stop setting 32-kHz oscillation division ratio |
| V \$03F | Not used | Not used | Bank 0 to bar | nk 2 selection | | | |
| | | | | | | | |

Figure 5 Special Function Register Area

Memory Register (MR) Area (\$040–\$04F): Consisting of 16 addresses, this area (MR0–MR15) can be accessed by register-register instructions (LAMR and XMRA). The structure is shown in figure 6.

| Me | mory registers | | Stack area | | | | | | |
|-------|---|-------|------------|--|-------|------------------|-------------------|----------------------|-------------------------|
| \$040 | MR(0) | \$3C0 | Level 16 | | | | | | |
| \$041 | MR(1) | | Level 15 | | | | | | |
| \$042 | MR(2) | | Level 14 | | | | | | |
| \$043 | MR(3) | | Level 13 | | | | | | |
| \$044 | MR(4) | | Level 12 | | | | | | |
| \$045 | MR(5) | | Level 11 | | | | | | |
| \$046 | MR(6) | | Level 10 | | | | | | |
| \$047 | MR(7) | | Level 9 | | _ | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| \$048 | MR(8) | | Level 8 | | \$3FC | ST | PC ₁₃ | \overline{PC}_{12} | PC ₁₁ |
| \$049 | MR(9) | | Level 7 | | \$3FC | 31 | го ₁₃ | FU ₁₂ | F U ₁₁ |
| \$04A | MR(10) | | Level 6 | | \$3FD | PC ₁₀ | PC | \overline{PC}_8 | PC ₇ |
| \$04B | MR(11) | | Level 5 | | φ3ΓD | FO ₁₀ | гO ₉ | FO ₈ | FO ₇ |
| \$04C | MR(12) | | Level 4 | | \$3FE | CA | \overline{PC}_6 | \overline{PC}_{5} | PC₄ |
| \$04D | MR(13) | | Level 3 | | φ3FE | CA | F 0 ₆ | го ₅ | F G ₄ |
| \$04E | MR(14) | | Level 2 | | ¢2EE | DC | DC | \overline{PC}_{1} | |
| \$04F | MR(15) | \$3FF | Level 1 | | фЭГГ | FC ₃ | FC ₂ | FC ₁ | FC ₀ |
| ST: | \$04F MR(15) \$3FF Level 1 \$3FF PC ₃ PC ₂ PC ₁ PC ₀ PC ₁₃ -PC ₀ : Program counter ST: Status flag CA: Carry flag | | | | | | | | |

Figure 6 Configuration of Memory Registers and Stack Area, and Stack Position

OOLOX

LCD Data Area (\$050–\$083): Used for storing 52-digit LCD data which is automatically output to LCD segments as display data. Data 1 lights the corresponding LCD segment; data 0 extinguishes it. Refer to the LCD description for details.

Data Area (\$090–\$3BF): 464 digits from \$090 to \$25F have three banks, which can be selected by setting the bank register (V: \$03F). Before accessing this area, set the bank register to the required value (figure 7). The area from \$260 to \$3BF is accessed without setting the bank register.

| Bank register (V: \$03F) | | | | | | | | | | |
|--------------------------|----------|-------------|-----------|-----|--|--|--|--|--|--|
| Bit | 3 | 2 | 1 | 0 | | | | | | |
| Initial value | _ | _ | 0 | 0 | | | | | | |
| Read/Write | _ | _ | R/W | R/W | | | | | | |
| Bit name | Not used | Not used | V1 | V0 | | | | | | |
| | | | | | | | | | | |
| V1 \ | /0 B | ank area | selection | | | | | | | |
| 0 | 0 B | ank 0 is se | elected | | | | | | | |
| | 1 B | ank 1 is se | elected | | | | | | | |
| 1 | 0 B | ank 2 is se | elected | | | | | | | |

Not Used

1

Note: After reset, the value in the bank register is 0, and therefore bank 0 is selected. If V1 = 1 and V0 = 1, no bank is selected, and the operation is not guaranteed.

Figure 7 Bank Register (V)

Stack Area (\$3C0-\$3FF): Used for saving the contents of the program counter (PC), status flag (ST), and carry flag (CA) at subroutine call (CAL or CALL instruction) and for interrupts. This area can be used as a 16-level nesting subroutine stack in which one level requires four digits. The data to be saved and the save conditions are shown in figure 6.

The program counter is restored by either the RTN or RTNI instruction, but the status and carry flags can only be restored by the RTNI instruction. Any unused space in this area is used for data storage.

Functional Description

Registers and Flags

The MCU has nine registers and two flags for CPU operations. They are shown in figure 8 and described below.




Figure 8 Registers and Flags

Accumulator (**A**) and **B Register** (**B**): A and B are 4-bit registers, and are used to hold the results of ALU (arithmetic and logical unit) operations and to transfer data between memory, I/O ports, and other registers.

W Register (W), X Register (X), and Y Register (Y): W is a 2-bit register and X and Y are 4-bit registers. These registers are used in RAM register indirect addressing. The Y register is also used in D port addressing.

SPX Register (SPX) and SPY Register (SPY): The SPX and SPY registers are 4-bit registers used to supplement the X and Y registers.

Carry Flag (CA): CA is a 1-bit flag that stores ALU overflow generated by an arithmetic operation. CA is set to 1 when an overflow is generated, and is cleared to 0 after operations in which no overflow occurred. CA is also affected by the carry set/carry clear instructions (SEC and REC), and by the rotate with carry instructions (ROTL and ROTR).

During interrupt handling, CA is saved on the stack, and is restored from the stack by the RTNI instruction.

Status Flag (ST): ST is a 1-bit flag that stores the results of arithmetic instructions, compare instructions, and bit test instructions, and is used as the branch condition for the BR, BRL, CAL, and CALL conditional branch instructions.

The contents of the ST flag are held until the next arithmetic, compare, bit test, or conditional branch instruction is executed. After the execution of a conditional branch instruction, the value of ST is set to 1 without regard to the condition.

During interrupt handling, ST is saved on the stack, and is restored from the stack by the RTNI instruction.

Program Counter (PC): The PC is a 14-bit counter that indicates the ROM address of the next instruction the CPU will execute.

Stack Pointer (SP): The SP is a 10-bit register that indicates the RAM address of the next stack frame in the stack area.

The SP is initialized to \$3FF by a reset. The SP is decremented by 4 by a subroutine call or by interrupt handling, and is incremented by 4 when the saved data has been restored by a return instruction.

The upper 4 bits of the SP are fixed at 1111; the maximum number of stack levels is thus 16.

In addition to the reset method described above, the SP can also be initialized to \$3FF by clearing the reset stack pointer (RSP) in the interrupt control bits area with a RAM bit manipulation instruction, i.e., REM or REMD

Reset

The MCU is reset by inputting a high-level voltage to the RESET pin. At power-on or when stop mode is cancelled, RESET must be high for at least one t_{RC} to enable the oscillator to stabilize. During operation, RESET must be high for at least two instruction cycles.

Initial values after MCU reset are listed in table 1.

Table 1 Initial Values After MCU Reset

| Item | | Abbr. | Initial Value | Contents |
|-----------------|-----------------------------------|-----------------------------|------------------|--|
| Program counter | | (PC) | \$0000 | Indicates program execution point from start |
| | | | | address of ROM area |
| Status flag | | (ST) | 1 | Enables conditional branching |
| Stack pointer | | (SP) | \$3FF | Stack level 0 |
| Interrupt | Interrupt enable flag | (IE) | 0 | Inhibits all interrupts |
| flags/mask | Interrupt request flag | (IF) | 0 | Indicates there is no interrupt request |
| | Interrupt mask | (IM) | 1 | Prevents (masks) interrupt requests |
| I/O | Port data register | (PDR) | All bits 1 | Enables output at level 1 |
| | Data control register | (DCD0, DCD1) | All bits 0 | Turns output buffer off (to high impedance) |
| | | (DCD2) | 00 | _ |
| | | (DCR0, –DCR7) | All bits 0 | _ |
| | Port mode register A | (PMRA) | 00 | Refer to description of port mode register A |
| | Port mode register B | (PMRB) | 0000 | Refer to description of port mode register B |
| | Port mode register C bits 3, 1, 0 | (PMRC3, PMRC1, PMRC0) | 000 | Refer to description of port mode register C |
| | Detection edge select register 1 | (ESR1) | 0000 | Disables edge detection |
| | Detection edge select register 2 | (ESR2) | 0000 | Disables edge detection |
| Timer/ | Timer mode register A | (TMA) | 0000 | Refer to description of timer mode register A |
| counters, | Timer mode register B1 | (TMB1) | 0000 | Refer to description of timer mode register B1 |
| serial | Timer mode register B2 | (TMB2) | 00 | Refer to description of timer mode register B2 |
| interface | Timer mode register C1 | (TMC1) | 0000 | Refer to description of timer mode register C1 |
| | Timer mode register C2 | (TMC2) | - 000 | Refer to description of timer mode register C2 |
| | Timer mode register D1 | (TMD1) | 0000 | Refer to description of timer mode register D1 |
| | Timer mode register D2 | (TMD2) | 0000 | Refer to description of timer mode register D2 |
| | Serial mode register A | (SMRA) | 0000 | Refer to description of serial mode register A |
| | Serial mode register B | (SMRB) | X0 | Refer to description of serial mode register B |
| | Prescaler S | (PSS) | \$000 | - |
| | Prescaler W | (PSW) | \$00 | - |
| | Timer counter A | (TCA) | \$00 | - |
| | Timer counter B | (TCB) | \$00 | _ |
| | Timer counter C | (TCC) | \$00 | _ |
| | Timer counter D | (TCD) | \$00 | _ |

Table 1 Initial Values After MCU Reset (cont)

| Item | | Abbr. | Initial Value | Contents |
|---------------------|---------------------------------|-----------------|------------------|---|
| Timer/ counters, | Timer write register B | (TWBU, TWBL) | \$X0 | _ |
| serial interface | Timer write register C | (TWCU, TWCL) | \$X0 | _ |
| | Timer write register D | (TWDU, TWDL) | \$X0 | _ |
| | Octal counter | (OC) | 000 | _ |
| A/D | A/D mode register | (AMR) | 00 - 0 | Refer to description of A/D mode register |
| | A/D data register | (ADRL, ADRU) | \$80 | Refer to description of A/D data register |
| LCD | LCD control register | (LCR) | - 000 | Refer to description of LCD control register |
| | LCD mode register | (LMR) | 0000 | Refer to description of LCD duty-cycle/clock control register |
| | LCD output register 1 | (LOR1) | 0000 | Sets R-port/LCD segment pins to R port mode |
| | LCD output register 2 | (LOR2) | 0000 | - |
| | LCD output register 3 | (LOR3) | - 000 | - |
| DTMF | Tone generator mode register | (TGM) | 0000 | Refer to description of tone generator mode register |
| | Tone generator control register | (TGC) | 000 - | Refer to description of tone generator control register |
| Bit registers | Low speed on flag | (LSON) | 0 | Refer to description of operating modes |
| | Watchdog timer on flag | (WDON) | 0 | Refer to description of timer C |
| | A/D start flag | (ADSF) | 0 | Refer to description of A/D converter |
| | Direct transfer on flag | (DTON) | 0 | Refer to description of operating modes |
| | Input capture status flag | (ICSF) | 0 | Refer to description of timer D |
| | Input capture error flag | (ICEF) | 0 | Refer to description of timer D |
| Others | Miscellaneous register | (MIS) | 0000 | Refer to description of operating modes, I/O, and serial interface |
| | System clock select register | (SSR) | 0000 | Refer to description of operating modes, oscillation circuits, and DTMF generator |
| | Bank register | (V) | 00 | Refer to description of RAM memory map |

Notes: 1. The statuses of other registers and flags after MCU reset are shown in the following table.

2. X indicates invalid value. – indicates that the bit does not exist.

| Item | Abbr. | Status After Cancellation of Stop Mode by STOPC Input | Status After Cancel- lation of Stop Mode by RESET Input | Status After all Other Types of Reset |
|------------------------------------|------------|---|---|---------------------------------------|
| Carry flag | (CA) | Pre-stop-mode values are | e not guaranteed; | Pre-MCU-reset values |
| Accumulator | (A) | values must be initialized | by program | are not guaranteed; val- |
| B register | (B) | - | | ues must be initialized by |
| W register | (W) | - | | program |
| X/SPX register | (X/SPX) | - | | |
| Y/SPY register | (Y/SPY) | - | | |
| Serial data register | (SRL, SRU) | - | | |
| RAM | | Pre-stop-mode values are | retained | - |
| RAM enable flag | (RAME) | 1 | 0 | 0 |
| Port mode register C bit 2 | (PMRC2) | Pre-stop-mode values are retained | 0 | 0 |
| System clock select register bit 3 | (SSR3) | | | |

Interrupts

The MCU has 11 interrupt sources: five external signals (\overline{INT}_0 , \overline{INT}_1 , \overline{INT}_1 , \overline{INT}_2 – \overline{INT}_4), four timer/ counters (timers A, B, C, and D), serial interface, and A/D converter.

An interrupt request flag (IF), interrupt mask (IM), and vector address are provided for each interrupt source, and an interrupt enable flag (IE) controls the entire interrupt process.

Some vector addresses are shared by two different interrupts. They are timer B and INT₂, timer C and INT₃, timer D and INT₄, and A/D converter and serial interface interrupts. So the type of request that has occurred must be checked at the beginning of interrupt processing.

Interrupt Control Bits and Interrupt Processing: Locations \$000 to \$003 and \$022 to \$023 in RAM are reserved for the interrupt control bits which can be accessed by RAM bit manipulation instructions.

The interrupt request flag (IF) cannot be set by software. MCU reset initializes the interrupt enable flag (IE) and the IF to 0 and the interrupt mask (IM) to 1.

A block diagram of the interrupt control circuit is shown in figure 9, interrupt priorities and vector addresses are listed in table 2, and interrupt processing conditions for the 11 interrupt sources are listed in table 3.

An interrupt request occurs when the IF is set to 1 and the IM is set to 0. If the IE is 1 at that point, the interrupt is processed. A priority programmable logic array (PLA) generates the vector address assigned to that interrupt source.

The interrupt processing sequence is shown in figure 10 and an interrupt processing flowchart is shown in figure 11. After an interrupt is acknowledged, the previous instruction is completed in the first cycle. The IE is reset in the second cycle, the carry, status, and program counter values are pushed onto the stack

during the second and third cycles, and the program jumps to the vector address to execute the instruction in the third cycle.

Program the JMPL instruction at each vector address, to branch the program to the start address of the interrupt program, and reset the IF by a software instruction within the interrupt program.

Table 2 Vector Addresses and Interrupt Priorities

| Reset/Interrupt | Priority | Vector Address |
|----------------------|----------|----------------|
| RESET, STOPC* | _ | \$0000 |
| \overline{INT}_{0} | 1 | \$0002 |
| ĪNT₁ | 2 | \$0004 |
| Timer A | 3 | \$0006 |
| Timer B, INT2 | 4 | \$0008 |
| Timer C, INT3 | 5 | \$000A |
| Timer D, INT4 | 6 | \$000C |
| A/D, Serial | 7 | \$000E |

Note: * The STOPC interrupt request is valid only in stop mode.




Figure 9 Interrupt Control Circuit

Table 3 Interrupt Processing and Activation Conditions

Interrupt Source

| Interrupt Cuntrol Bit | ĪNT ₀ | ĪNT ₁ | Timer A | Timer B or INT ₂ | Timer C or INT ₃ | Timer D or INT ₄ | A/D or Serial |
|--|------------------|------------------|---------|-----------------------------|-----------------------------|-----------------------------|------------------|
| IE | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| IF0 · ĪM0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| IF1 · ĪM1 | * | 1 | 0 | 0 | 0 | 0 | 0 |
| IFTA · ĪMTA | * | * | 1 | 0 | 0 | 0 | 0 |
| IFTB · <u>IMTB</u> + IF2 · <u>IM2</u> | * | * | * | 1 | 0 | 0 | 0 |
| IFTC · <u>IMTC</u> + IF3 · <u>IM3</u> | * | * | * | * | 1 | 0 | 0 |
| IFTD · IMTD + IF4 · IM4 | * | * | * | * | * | 1 | 0 |
| IFAD · <u>IMAD</u> + IFS · <u>IMS</u> | * | * | * | * | * | * | 1 |

Note: Bits marked * can be either 0 or 1. Their values have no effect on operation.




Figure 10 Interrupt Processing Sequence




Figure 11 Interrupt Processing Flowchart

Interrupt Enable Flag (IE: \$000, Bit 0): Controls the entire interrupt process. It is reset by the interrupt processing and set by the RTNI instruction, as listed in table 4.

Table 4 Interrupt Enable Flag (IE: \$000, Bit 0)

| IE | Interrupt Enabled/Disabled |
|----|-------------------------------|
| 0 | Disabled |
| 1 | Enabled |

External Interrupts (\overline{INT}_0 , \overline{INT}_1 , \overline{INT}_2 - \overline{INT}_4): Five external interrupt signals.

External Interrupt Request Flags (IF0–IF4: \$000, \$001, \$022, \$023): IF0 and IF1 are set at the falling edge of signals input to \overline{INT}_0 and \overline{INT}_1 , and IF2–IF4 are set at the rising or falling edge of signals input to \overline{INT}_2 –INT₄, as listed in table 5. The \overline{INT}_2 –INT₄ interrupt edges are selected by the detection edge select registers (ESR1, ESR2: \$026, \$027) as shown in figures 12 and 13.

Table 5 External Interrupt Request Flags (IF0–IF4: \$000, \$001, \$022, \$023)

| IF0-IF4 | Interrupt Request |
|---------|-------------------|
| 0 | No |
| 1 | Yes |

| Bit | 3 | 2 | 1 | 0 | _ | |
|---------------|---------|---------|-------|-------|---|--|
| Initial value | 0 | 0 | 0 | 0 | | |
| Read/Write | W | W | W | W | _ | |
| Bit name | ESR13 | ESR12 | ESR11 | ESR10 | | |
| | | | | | | |
| | | | | | | |
| | ND40 II | IT -1-1 | | | | |

| ESR13 | ESR12 | INT ₃ detection edge | ESR11 | ESR10 | INT ₂ detection edge | |
|-------|-------|---------------------------------|-------|-------|---------------------------------|---|
| 0 | 0 | No detection | 0 | 0 | No detection | |
| | 1 | Falling-edge detection | | 1 | Falling-edge detection | |
| 1 | 0 | Rising-edge detection | 1 | 0 | Rising-edge detection | |
| | 1 | Double-edge detection* | | 1 | Double-edge detection | * |

Note: * Both falling and rising edges are detected.

Detection edge selection register 1 (ESR1: \$026)

Figure 12 Detection Edge Selection Register 1 (ESR1)

Detection edge selection register 2 (ESR2: \$027)

| Bit | 3 | 2 | 1 | 0 |
|---------------|-------|-------|-------|-------|
| Initial value | 0 | 0 | 0 | 0 |
| Read/Write | W | W | W | W |
| Rit namo | ECD23 | ESD22 | ESD21 | ESP20 |

| ESR | 23 | ESR22 | EVND detection edge | | ESR21 | ESR20 | INT ₄ detection edge |
|-----|----|-------|------------------------|---|-------|-------|---------------------------------|
| 0 | | 0 | No detection | | 0 | 0 | No detection |
| | | 1 | Falling-edge detection | _ | | 1 | Falling-edge detection |
| 1 | | 0 | Rising-edge detection | | 1 | 0 | Rising-edge detection |
| | | 1 | Double-edge detection* | | | 1 | Double-edge detection* |

Note: * Both falling and rising edges are detected.

Figure 13 Detection Edge Selection Register 2 (ESR2)

External Interrupt Masks (IM0–IM4: \$000, \$001, \$022, \$023): Prevent (mask) interrupt requests caused by the corresponding external interrupt request flags, as listed in table 6.

Table 6 External Interrupt Masks (IM0–IM4: \$000, \$001, \$022, \$023)

| IMO-IM4 | Interrupt Request | |
|---------|-------------------|--|
| 0 | Enabled | |
| 1 | Disabled (masked) | |

Timer A Interrupt Request Flag (IFTA: \$001, Bit 2): Set by overflow output from timer A, as listed in table 7.

Table 7 Timer A Interrupt Request Flag (IFTA: \$001, Bit 2)

| IFTA | Interrupt Request |
|------|-------------------|
| 0 | No |
| 1 | Yes |

Timer A Interrupt Mask (IMTA: \$001, Bit 3): Prevents (masks) an interrupt request caused by the timer A interrupt request flag, as listed in table 8.

Table 8 Timer A Interrupt Mask (IMTA: \$001, Bit 3)

| IMTA | Interrupt Request |
|------|-------------------|
| 0 | Enabled |
| 1 | Disabled (masked) |

Timer B Interrupt Request Flag (IFTB: \$002, Bit 0): Set by overflow output from timer B, as listed in table 9

Table 9 Timer B Interrupt Request Flag (IFTB: \$002, Bit 0)

| IFTB | Interrupt Request |
|------|-------------------|
| 0 | No |
| 1 | Yes |

Timer B Interrupt Mask (IMTB: \$002, Bit 1): Prevents (masks) an interrupt request caused by the timer B interrupt request flag, as listed in table 10.

Table 10 Timer B Interrupt Mask (IMTB: \$002, Bit 1)

| IMTB | Interrupt Request |
|------|-------------------|
| 0 | Enabled |
| 1 | Disabled (masked) |

Timer C Interrupt Request Flag (IFTC: \$002, Bit 2): Set by overflow output from timer C, as listed in table 11.

Table 11 Timer C Interrupt Request Flag (IFTC: \$002, Bit 2)

| IFTC | Interrupt Request | | |
|------|-------------------|--|--|
| 0 | No | | |
| 1 | Yes | | |

Timer C Interrupt Mask (IMTC: \$002, Bit 3): Prevents (masks) an interrupt request caused by the timer C interrupt request flag, as listed in table 12.

Table 12 Timer C Interrupt Mask (IMTC: \$002, Bit 3)

| IMTC | Interrupt Request |
|------|-------------------|
| 0 | Enabled |
| 1 | Disabled (masked) |

Timer D Interrupt Request Flag (IFTD: \$003, Bit 0): Set by overflow output from timer D, or by the rising or falling of signals input to EVND when the input capture function is used, as listed in table 13.

Table 13 Timer D Interrupt Request Flag (IFTD: \$003, Bit 0)

| IFTD | Interrupt Request | | |
|------|-------------------|--|--|
| 0 | No | | |
| 1 | Yes | | |

Timer D Interrupt Mask (IMTD: \$003, Bit 1): Prevents (masks) an interrupt request caused by the timer D interrupt request flag, as listed in table 14.

Table 14 Timer D Interrupt Mask (IMTD: \$003, Bit 1)

| IMTD | Interrupt Request |
|------|-------------------|
| 0 | Enabled |
| 1 | Disabled (masked) |

Serial Interrupt Request Flag (IFS: \$023, Bit 2): Set when data transfer is completed or when data transfer is suspended, as listed in table 15.

Table 15 Serial Interrupt Request Flag (IFS: \$023, Bit 2)

| IFS | Interrupt Request | | |
|-----|-------------------|--|--|
| 0 | No | | |
| 1 | Yes | | |

Serial Interrupt Mask (IMS: \$023, Bit 3): Prevents (masks) an interrupt request caused by the serial interrupt request flag, as listed in table 16.

Table 16 Serial Interrupt Mask (IMS: \$023, Bit 3)

| IMS | Interrupt Request | | |
|-----|-------------------|--|--|
| 0 | Enabled | | |
| 1 | Disabled (masked) | | |

A/D Interrupt Request Flag (IFAD: \$003, Bit 2): Set at the completion of A/D conversion, as listed in table 17.

Table 17 A/D Interrupt Request Flag (IFAD: \$003, Bit 2)

| IFAD | Interrupt Request | | |
|------|-------------------|--|--|
| 0 | No | | |
| 1 | Yes | | |

A/D Interrupt Mask (IMAD: \$003, Bit 3): Prevents (masks) an interrupt request caused by the A/D interrupt request flag, as listed in table 18.

Table 18 A/D Interrupt Mask (IMAD: \$003, Bit 3)

| IMAD | Interrupt Request | |
|------|-------------------|---|
| 0 | Enabled | _ |
| 1 | Disabled (masked) | |
| | Cx | |

Operating Modes

The MCU has five operating modes as shown in table 19. The operations in each mode are listed in tables 20 and 21. Transitions between operating modes are shown in figure 14.

Active Mode: All MCU functions operate according to the clock generated by the system oscillator OSC_1 and OSC_2 .

Table 19 Operating Modes and Clock Status

| | | | | Mode Name | | |
|------------------------|----------------------|---|--------------------------------------|---|---|---|
| | | Active | Standby | Stop | Watch | Subactive*2 |
| Activation method | | RESET cancellation, interrupt request, STOPC cancellation in stop mode, STOP/SBY instruction in subactive mode (when direct transfer is selected) | SBY instruction | STOP instruction when TMA3 = 0 | STOP instruction when TMA3 = 1 | INT ₀ or timer A interrupt request from watch mode |
| Status | System oscillator | OP | OP | Stopped | Stopped | Stopped |
| | Subsystem oscillator | ОР | OP | OP*1 | OP | OP |
| Cancellation method | 1 | RESET input, STOP/SBY instruction | RESET input, interrupt request | RESET input, STOPC input in stop mode | RESET input, INT ₀ or timer A interrupt request | RESET input, STOP/SBY instruction |

Notes: OP implies in operation.

- 1. Operating or stopping the oscillator can be selected by setting bit 3 of the system clock select register (SSR: \$029).
- 2. Subactive mode is an optional function; specify it on the function option list.

Table 20 Operations in Low-Power Dissipation Modes

| Function | Stop Mode | Watch Mode | Standby Mode | Subactive Mode*2 |
|------------------|-----------|------------|--------------|------------------|
| CPU | Reset | Retained | Retained | OP |
| RAM | Retained | Retained | Retained | OP |
| Timer A | Reset | OP | OP | OP |
| Timer B | Reset | Stopped | OP | OP |
| Timer C | Reset | Stopped | OP | OP |
| Timer D | Reset | Stopped | OP | OP |
| Serial interface | Reset | Stopped*3 | OP | OP |
| A/D | Reset | Stopped | OP | Stopped |
| LCD | Reset | OP *4 | OP | OP |
| DTMF | Reset | Reset | Stopped | Reset |
| I/O | Reset*1 | Retained | Retained | OP |

Notes: OP implies in operation.

- 1. Output pins are at high impedance.
- 2. Subactive mode is an optional function specified on the function option list.
- 3. Transmission/Reception is activated if a clock is input in external clock mode. However, interrupts stop.
- 4. When a 32-kHz clock source is used.

Table 21 I/O Status in Low-Power Dissipation Modes

| | 0 | Input | |
|----------------------------------|--|----------------|--------------------------------|
| | Standby Mode, Watch Mode | Stop Mode | Active Mode, Subactive Mode |
| D ₀ –D ₉ | Retained | High impedance | Input enabled |
| D ₁₀ –D ₁₁ | _ | _ UX | Input enabled |
| R0-R7 | Retained or output of peripheral functions | High impedance | Input enabled |




Figure 14 MCU Status Transitions

Standby Mode: In standby mode, the oscillators continue to operate, but the clocks related to instruction execution stop. Therefore, the CPU operation stops, but all RAM and register contents are retained, and the D or R port status, when set to output, is maintained. Peripheral functions such as interrupts, timers, and serial interface continue to operate. The power dissipation in this mode is lower than in active mode because the CPU stops.

The MCU enters standby mode when the SBY instruction is executed in active mode.

Standby mode is terminated by a RESET input or an interrupt request. If it is terminated by RESET input, the MCU is reset as well. After an interrupt request, the MCU enters active mode and executes the next instruction after the SBY instruction. If the interrupt enable flag is 1, the interrupt is then processed; if it is 0, the interrupt request is left pending and normal instruction execution continues. A flowchart of operation in standby mode is shown in figure 15.




Figure 15 MCU Operation Flowchart

Stop Mode: In stop mode, all MCU operations stop and RAM data is retained. Therefore, the power dissipation in this mode is the least of all modes. The OSC_1 and OSC_2 oscillator stops. For the X1 and X2 oscillator to operate or stop can be selected by setting bit 3 of the system clock select register (SSR: \$029; operating: SSR3 = 0, stop: SSR3 = 1) (figure 27). The MCU enters stop mode if the STOP instruction is executed in active mode when bit 3 of timer mode register A (TMA: \$008) is set to 0 (TMA3 = 0) (figure 44).

Stop mode is terminated by a RESET input or a \overline{STOPC} input as shown in figure 16. RESET or \overline{STOPC} must be applied for at least one t_{RC} to stabilize oscillation (refer to the AC Characteristics section). When the MCU restarts after stop mode is cancelled, all RAM contents before entering stop mode are retained, but the accuracy of the contents of the accumulator, B register, W register, X/SPX register, Y/SPY register, carry flag, and serial data register cannot be guaranteed.




Figure 16 Timing of Stop Mode Cancellation

Watch Mode: In watch mode, the clock function (timer A) using the X1 and X2 oscillator and the LCD function operate, but other function operations stop. Therefore, the power dissipation in this mode is the second least to stop mode, and this mode is convenient when only clock display is used. In this mode, the OSC_1 and OSC_2 oscillator stops, but the X1 and X2 oscillator operates. The MCU enters watch mode if the STOP instruction is executed in active mode when TMA3 = 1, or if the STOP or SBY instruction is executed in subactive mode.

Watch mode is terminated by a RESET input or a timer- $A/\overline{INT_0}$ interrupt request. For details of RESET input, refer to the Stop Mode section. When terminated by a timer- $A/\overline{INT_0}$ interrupt request, the MCU enters active mode if LSON = 0, or subactive mode if LSON = 1. After an interrupt request is generated, the time required to enter active mode is t_{RC} for a timer A interrupt, and T_X (where $T + t_{RC} < T_X < 2T + t_{RC}$) for an $\overline{INT_0}$ interrupt, as shown in figures 17 and 18.

Operation during mode transition is the same as that at standby mode cancellation (figure 15).

Subactive Mode: The OSC_1 and OSC_2 oscillator stops and the MCU operates with a clock generated by the X1 and X2 oscillator. In this mode, functions except the A/D conversion operate. However, because the operating clock is slow, the power dissipation becomes low, next to watch mode.

The CPU instruction execution speed can be selected as $244~\mu s$ or $122~\mu s$ by setting bit 2 (SSR2) of the system clock select register (SSR: \$029). Note that the SSR2 value must be changed in active mode. If the value is changed in subactive mode, the MCU may malfunction.

When the STOP or SBY instruction is executed in subactive mode, the MCU enters either watch or active mode, depending on the statuses of the low speed on flag (LSON: \$020, bit 0) and the direct transfer on flag (DTON: \$020, bit 3).

Subactive mode is an optional function that the user must specify on the function option list.

Interrupt Frame: In watch and subactive modes, ϕ_{CLK} is applied to timer A and the \overline{INT}_0 circuit. Prescaler W and timer A operate as the time-base and generate the timing clock for the interrupt frame. Three interrupt frame lengths (T) can be selected by setting the miscellaneous register (MIS: \$00C) (figure 18).

In watch and subactive modes, the timer- A/\overline{INT}_0 interrupt is generated synchronously with the interrupt frame. The interrupt request is generated synchronously with the interrupt strobe timing except during transition to active mode. The falling edge of the \overline{INT}_0 signal is input asynchronously with the interrupt frame timing, but it is regarded as input synchronously with the second interrupt strobe clock after the falling edge. An overflow and interrupt request in timer A is generated synchronously with the interrupt strobe timing.




Figure 17 Interrupt Frame

Sick

Direct Transition from Subactive Mode to Active Mode: Available by controlling the direct transfer on flag (DTON: \$020, bit 3) and the low speed on flag (LSON: \$020, bit 0). The procedures are described below:

- Set LSON to 0 and DTON to 1 in subactive mode.
- Execute the STOP or SBY instruction.
- The MCU automatically enters active mode from subactive mode after waiting for the MCU internal processing time and oscillation stabilization time (figure 19).
- Notes: 1. The DTON flag can be set only in subactive mode. It is always reset in active mode.
 - 2. The transition time (T_D) from subactive mode to active mode:

$$t_{RC} < T_D < T + t_{RC}$$




Figure 18 Miscellaneous Register (MIS)




Figure 19 Direct Transition Timing

Stop Mode Cancellation by \overline{STOPC} : The MCU enters active mode from stop mode by inputting \overline{STOPC} as well as by RESET. In either case, the MCU starts instruction execution from the starting address (address 0) of the program. However, the value of the RAM enable flag (RAME: \$021, bit 3) differs between cancellation by \overline{STOPC} and by RESET. When stop mode is cancelled by RESET, RAME = 0; when cancelled by \overline{STOPC} , RAME = 1. RESET can cancel all modes, but \overline{STOPC} is valid only in stop mode; \overline{STOPC} input is ignored in other modes. Therefore, when the program requires to confirm that stop mode has been cancelled by \overline{STOPC} (for example, when the RAM contents before entering stop mode is used after transition to active mode), execute the TEST instruction to the RAM enable flag (RAME) at the beginning of the program.

MCU Operation Sequence: The MCU operates in the sequence shown in figures 20 to 22. It is reset by an asynchronous RESET input, regardless of its status.

The low-power mode operation sequence is shown in figure 22. With the IE flag cleared and an interrupt flag set together with its interrupt mask cleared, if a STOP/SBY instruction is executed, the instruction is cancelled (regarded as an NOP) and the following instruction is executed. Before executing a STOP/SBY instruction, make sure all interrupt flags are cleared or all interrupts are masked.




Figure 20 MCU Operating Sequence (Power On)




Figure 21 MCU Operating Sequence (MCU Operation Cycle)




Figure 22 MCU Operating Sequence (Low-Power Mode Operation)

Notes: 1. When watch or subactive mode on HD404629R Series/HD4074629 is used and the LCD function is off in that mode, the watch mode or subactive mode current is larger, and consequently the following settings should be made.

Perform the following writes in the order shown before the transition to watch mode (before execution of the STOP instruction):

Write \$0 to LCR

Write \$3 to LMR

Also, when returning to active mode from watch mode or subactive mode, perform the following writes in the order shown:

Write a value appropriate to the conditions of use to LMR

Write a value appropriate to the conditions of use to LCR

A sample programming flowchart for the above procedures is shown in figure 23.




Figure 23 Programming Flowchart (LCD Display Off in Watch or Subactive Mode)

Notes: 2. When the MCU is in watch mode or subactive mode, if the high level period before the falling edge of $\overline{INT_0}$ is shorter than the interrupt frame, $\overline{INT_0}$ is not detected. Also, if the low level period after the falling edge of $\overline{INT_0}$ is shorter than the interrupt frame, $\overline{INT_0}$ is not detected.

Edge detection is shown in figure 24. The level of the $\overline{\text{INT}}_0$ signal is sampled by a sampling clock. When this sampled value changes to low from high, a falling edge is detected.

In figure 25, the level of the $\overline{\text{INT}}_0$ signal is sampled by an interrupt frame. In (a) the sampled value is low at point A, and also low at point B. Therefore, a falling edge is not detected. In (b), the sampled value is high at point A, and also high at point B. A falling edge is not detected in this case either.

When the MCU is in watch mode or subactive mode, keep the high level and low level period of \overline{INT}_0 longer than interrupt frame.




Figure 24 Edge Detection




Figure 25 Sampling Example

Internal Oscillator Circuit

A block diagram of the clock generation circuit is shown in figure 26. As shown in table 22, a ceramic oscillator can be connected to OSC_1 and OSC_2 , and a 32.768-kHz oscillator can be connected to X1 and X2. The system oscillator can also be operated by an external clock. Bit 0 and 1 (SSR1) of the system clock select register (SSR: \$029) must be set according to the frequency of the oscillator connected to OSC_1 and OSC_2 (figure 27).

Note: If the system clock select register (SSR: \$029) setting does not match the oscillator frequency, DTMF generator and subsystems using the 32.768-kHz oscillation will malfunction.




Figure 26 Clock Generation Circuit

| System clock | select reg | gister (SS | R: \$029) | | |
|---------------|------------|------------|-----------|---|---|
| Bit | 3 | 2 | 1 | 0 | _ |
| Initial value | 0 | 0 | 0 | 0 | |
| Read/Write | W | W | W | W | J |

SSR2

SSR1

| SSR3 | 32-kHz oscillation stop |
|--------|-----------------------------------|
| 0 | Oscillation operates in stop mode |
| 1 | Oscillation stops in stop mode |
| | 32-kHz oscillation division |
| SSR2 | ratio selection |
| 0 0 | ratio selection $f_{SUB} = f_X/8$ |

SSR3

Bit name

| SSR1 | SSR0 | System clock selection |
|------|------|------------------------|
| 0 | 0 | 400 kHz |
| 0 | 1 | 800 kHz |
| 1 | 0 | 2 MHz |
| 1 | 1 | 4 MHz |
| | | |

Note: SSR3 is cleared only by a RESET input. SSR3 will not be cleared by a STOPC input during stop mode, and will retain its value.

SSR0

SSR3 will also not be cleared upon entering stop mode.

D₀
GND

X2
X1
RESET
OSC₂
OSC₁
TEST
AV_{SS}
GND

Figure 27 System Clock Select Register (SSR)

Figure 28 Typical Layouts of Crystal and Ceramic Oscillator

Table 22 Oscillator Circuit Examples

Circuit Configuration Circuit Constants External clock External operation OSC₁ oscillator OSC, Open -Ceramic oscillator Ceramic oscillator: CSB400P22 (Murata) C₁ CSB400P (Murata) (OSC₁, OSC₂) OSC₁ $R_f = 1 M\Omega \pm 20\%$ Ceramic $C1 = C2 = 220 pF \pm 5\%$ R₁≸ oscillator OSC₂ Ceramic oscillator: CSB800J122 (Murata), C_2 CSB800J (Murata) 7/ $R_f = 1 M\Omega \pm 20\%$ GND $C_1 = C_2 = 220 \text{ pF} \pm 5\%$ Ceramic oscillator: CSA2.00MG (Murata) $R_f = 1 M\Omega \pm 20\%$ $C_1 = C_2 = 30 \text{ pF} \pm 20\%$ Ceramic oscillator: CSA4.00MG (Murata) $R_f = 1 M\Omega \pm 20\%$ $C_1 = C_2 = 30 \text{ pF} \pm 20\%$ C₁ Crystal oscillator $R_f = 1 M\Omega \pm 20\%$ OSC₁ $C_1 = C_2 = 10 \text{ to } 22pF \pm 20\%$ (OSC₁, OSC₂) R_f Crystal oscillator 11 Crystal: Equivalent circuit at left OSC₂ C_2 $C_0 = 7pF max$ 7/7 $R_S = 100\Omega \text{ max}$ GND f = 400kHz, 800kHz, 2MHz, 4MHz₩ c_{s} R_S OSC₁ OSC₂ \dot{C}_0 C₁ Crystal oscillator Crystal oscillator: 32.768 kHz: MX38T X1 (Nippon Denpa) (X1, X2)Crystal $C_1 = C_2 = 20 \text{ pF} \pm 20\%$ oscillator = R_s : 14 k Ω 11 X2 C₀: 1.5 pF /// C₂ GND C_S R_S ► X2 C_0

- Notes: 1. Circuit constants differ by the different types of crystal oscillators, ceramic oscillators, and with the stray capacitance of the board, so consult the manufacturer of the oscillator to determine the circuit parameters.
 - 2. The wiring between the OSC₁, OSC₂ (X1 and X2 pins), and the other elements should be as short as possible, and must not cross other wiring. Refer to figure 28.
 - 3. If not using a 32.768-kHz crystal oscillator, fix the X1 pin to V_{cc} and leave the X2 pin open.

Input/Output

The MCU has 42 input/output pins $(D_0-D_0, R0_0-R7_3)$ and 2 input pins (D_{10}, D_{11}) . The features are described below.

- Ten pins (D_0-D_9) are high-current input/output pins.
- The D₁₀ and D₁₁, and R₀₀–R₇₃ input/output pins are multiplexed with peripheral function pins such as for the timers or serial interface. For these pins, the peripheral function setting is done prior to the D or R port setting. Therefore, when a peripheral function is selected for a pin, the pin function and input/output selection are automatically switched according to the setting.
- Input or output selection for input/output pins and port or peripheral function selection for multiplexed pins are set by software.
- Peripheral function output pins are CMOS output pins. Only the R2₃/SO pin can be set to NMOS opendrain output by software.
- In stop mode, the MCU is reset, and therefore peripheral function selection is cancelled. Input/output pins are in high-impedance state.
- Each input/output pin has a built-in pull-up MOS, which can be individually turned on or off by software.

I/O buffer configuration is shown in figure 29, programmable I/O circuits are listed in table 23, and I/O pin circuit types are shown in table 24.

Table 23 Programmable I/O Circuits

| circuit types ar | e shown in t | auic 24. | | | | | | | |
|------------------|--------------|----------|------|----|----|-----|----|----|----|
| Table 23 Pro | grammable | I/O Circ | uits | | , | (C) | • | | |
| MIS3 (bit 3 of | MIS) | | | 0 | | • | 1 | I | |
| DCD, DCR | | (|) | 1 | | C |) | 1 | l |
| PDR | | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |
| CMOS buffer | PMOS | _ | _ | _ | On | _ | _ | _ | On |
| | NMOS | _ | _ | On | _ | _ | _ | On | _ |
| Pull-up MOS | | _ | _ | _ | _ | _ | On | _ | On |

Note: — indicates off status.




Figure 29 I/O Buffer Configuration

Table 24 Circuit Configurations of I/O Pins





Table 24 Circuit Configurations of I/O Pins (cont)



Notes: 1. The MCU is reset in stop mode, and peripheral function selection is cancelled. The HLT signal becomes low, and input/output pins enter high-impedance state.

2. The HLT signal is 1 in watch and subactive modes.

D Port (D_0 – D_{11}): Consist of 10 input/output pins and 2 input pins addressed by one bit. D_0 – D_9 are high-current I/O pins, and D_{10} and D_{11} are input-only pins.

Pins D_0 – D_9 are set by the SED and SEDD instructions, and reset by the RED and REDD instructions. Output data is stored in the port data register (PDR) for each pin. All pins D_0 – D_{11} are tested by the TD and TDD instructions.

The on/off statuses of the output buffers are controlled by D-port data control registers (DCD0–DCD2: \$02C–\$02E) that are mapped to memory addresses (figure 30).

Pins D_{10} and D_{11} are multiplexed with peripheral function pins \overline{STOPC} and $\overline{INT_0}$, respectively. The peripheral function modes of these pins are selected by bits 2 and 3 (PMRC2, PMRC3) of port mode register C (PMRC: \$025) (figure 31).

R Ports (**R0**₀–**R7**₃): 32 input/output pins addressed in 4-bit units. Data is input to these ports by the LAR and LBR instructions, and output from them by the LRA and LRB instructions. Output data is stored in the port data register (PDR) for each pin. The on/off statuses of the output buffers of the R ports are controlled by R-port data control registers (DCR0–DCR7: \$030–\$037) that are mapped to memory addresses (figure 30).

Pins $R0_0$ – $R0_3$ are multiplexed with peripheral pins \overline{INT}_1 – INT_4 , respectively. The peripheral function modes of these pins are selected by bits 0–3 (PMRB0–PMRB3) of port mode register B (PMRB: \$024) (figure 32).

Pins R1₀–R1₂ are multiplexed with peripheral pins TOB, TOC, and TOD, respectively. The peripheral function modes of these pins are selected by bits 0 and 1 (TMB20, TMB21) of timer mode register B2 (TMB2: \$013), bits 0–2 (TMC20–TMC22) of timer mode register C2 (TMC2: \$014), and bits 0–3 (TMD20–TMD23) of timer mode register D2 (TMD2: \$015) (figures 33, 34, and 35).

Pins R1₃ and R2₀ are multiplexed with peripheral pins EVNB and EVND, respectively. The peripheral function modes of these pins are selected by bits 0 and 1 (PMRC0, PMRC1) of port mode register C (PMRC: \$025) (figure 31).

Pins R2₁–R2₃ are multiplexed with peripheral pins \overline{SCK} , SI, and SO, respectively. The peripheral function modes of these pins are selected by bit 3 (SMRA3) of serial mode register A (SMRA: \$005), and bits 0 and 1 (PMRA0, PMRA1) of port mode register A (PMRA: \$004), as shown in figures 36 and 37.

Ports R3 and R4 are multiplexed with segment pins SEG1–SEG8, respectively. The function modes of these pins can be selected by individual pins, by setting LCD output registers 1 and 2 (LOR1, LOR2: \$01D, \$01F) (figures 38 and 39).

Ports R5–R7 are multiplexed with segment pins SEG9–SEG20, respectively. The function modes of these pins can be selected in 4-pin units by setting LCD output register 3 (LOR3: \$01F) (figure 40).

| Data control r | • | (DCD0 to (DCR0 to | • | |
|----------------|-----------------|----------------------|-----------------|-----------------|
| DCD0, DCD1 | | | | |
| Bit | 3 | 2 | 1 | 0 |
| Initial value | 0 | 0 | 0 | 0 |
| Read/Write | W | W | W | W |
| Bit name | DCD03, DCD13 | DCD02, DCD12 | DCD01, DCD11 | DCD00, DCD10 |
| DCD2 | | | | |
| Bit | 3 | 2 | 1 | 0 |
| Initial value | _ | _ | 0 | 0 |
| Read/Write | _ | _ | W | W |
| Bit name | Not used | Not used | DCD21 | DCD20 |
| DCR0 to DCR | 7 | | | |
| Bit | 3 | 2 | 1 | 0 |
| Initial value | 0 | 0 | 0 | 0 |
| Read/Write | W | W | W | W |
| Bit name | DCR03- DCR73 | DCR02- DCR72 | DCR01- DCR71 | DCR00- DCR70 |
| All Bits | CMOS Bu | ffer On/Of | f Selectio | n |
| 0 (| Off (high-ir | npedance) |) | |
| 1 (| On | | | |

Correspondence between ports and DCD/DCR bits

| Register Name | Bit 3 | Bit 2 | Bit 1 | Bit 0 | |
|---------------|-----------------|----------------------------|-----------------|-----------------|--|
| DCD0 | D_3 | $D_{\scriptscriptstyle 2}$ | D ₁ | D _o | |
| DCD1 | D ₇ | D ₆ | D ₅ | D_4 | |
| DCD2 | _ | _ | D_9 | D_8 | |
| DCR0 | R0 ₃ | R0 ₂ | R0 ₁ | R0 _o | |
| DCR1 | R1 ₃ | R1 ₂ | R1 ₁ | R1 _o | |
| DCR2 | R2 ₃ | R2 ₂ | R2₁ | R2 ₀ | |
| DCR3 | R3 ₃ | R3 ₂ | R3₁ | R3 ₀ | |
| DCR4 | R4 ₃ | R4 ₂ | R4 ₁ | R4 ₀ | |
| DCR5 | R5 ₃ | R5 ₂ | R5₁ | R5 ₀ | |
| DCR6 | R6 ₃ | R6 ₂ | R6₁ | R6 _o | |
| DCR7 | R7 ₃ | R7 ₂ | R7₁ | R7 ₀ | |

Figure 30 Data Control Registers (DCD, DCR)

| Port mode | register C (F | PMRC: \$0 | 25) | |
|---------------|-------------------------------------|------------|-------|-------|
| Bit | 3 | 2 | 1 | 0 |
| Initial value | 0 | 0 | 0 | 0 |
| Read/Write | W | W | W | W |
| Bit name | PMRC3 | PMRC2* | PMRC1 | PMRC0 |
| | | | | |
| PMRC3 | D ₁₄ /INT ₀ m | ode select | tion | PMRC0 |

mode, PMRC2 is not reset but retains its value.

| PMRC3 | D ₁₁ /INT ₀ mode selection | PMRC0 | R1 ₃ /EVNB mode selection |
|-------|--|-------|--------------------------------------|
| 0 | D ₁₁ | 0 | R1 ₃ |
| 1 | ĪNT ₀ | 1 | EVNB |
| PMRC2 | D ₁₀ /STOPC mode selection | PMRC1 | R2 ₀ /EVND mode selection |

Figure 31 Port Mode Register C (PMRC)

| Port mode | register B (P | MRB: \$0 | 24) | | |
|---------------|--|-----------|-------|--|--|
| Bit | 3 | 2 | 1 | 0 | |
| Initial value | 0 | 0 | 0 | 0 | |
| Read/Write | W | W | W | W | |
| Bit name | PMRB3 | PMRB2 | PMRB1 | PMRB0 | |
| | | | | | / |
| PMRB3 | R0 ₃ /INT ₄ mode selection | | PMRB0 | R0 ₀ /INT ₁ mode selection | |
| 0 | R0 ₃ | | | 0 | R0 ₀ |
| 1 | INT ₄ | | | 1 | ĪNT ₁ |
| PMRB2 | R0 ₂ /INT ₃ m | ode selec | tion | PMRB1 | R0 ₁ /INT ₂ mode selection |
| 0 | R0 ₂ | | | 0 | R0 ₁ |
| 1 | INT ₃ | | | 1 | INT ₂ |

Figure 32 Port Mode Register B (PMRB)

Timer mode register B2 (TMB2: \$013) Bit 3 2 1 0 Initial value 0 0 Read/Write R/W R/W Not used Not used TMB21 Bit name TMB20 **TMB21 TMB20** R₁₀/TOB mode selection 0 0 $R1_0$ R₁₀ port

 0
 0
 R10
 R10 port

 1
 TOB
 Toggle output

 1
 0
 TOB
 0 output

 1
 TOB
 1 output

Figure 33 Timer Mode Register B2 (TMB2)

| Timer mo | de r <mark>eg</mark> ist | er C2 (TMC | C2: \$ | 014) | |
|----------------------------------|--------------------------|-------------|-----------------|---------------|----------------------|
| Bit Initial valu Read/Writ | е – | - 0 - R/ | W | 1 0 R/W | 0 0 R/W |
| Bit name | Not o | used TMC | | TMC21 /TOC me | TMC20 ode selection |
| 0 | 0 | 0 | R1 ₁ | R1 | I ₁ port |
| | | 1 | TO | C To | ggle output |
| | 1 | 0 | TO | 0 0 | output |
| | | 1 | TO | C 10 | output |
| 1 | 0 | 0 | _ | No | ot Used |
| | | 1 | | | |
| | 1 | 0 | | | |
| | | 1 | TO | C PV | VM output |

Figure 34 Timer Mode Register C2 (TMC2)

| Timer mod | de registe | er D2 (TMI | D2: \$015 | 5) | | |
|---------------|------------|------------|-----------|-----|---------------------|--------------------------------------|
| Bit | 3 | 2 | 2 | 1 | 0 | |
| Initial value | 9 0 | C |) | 0 | 0 | |
| Read/Write | ; | N R/ | W R | /W | R/W | |
| Bit name | TME |)23 TMI | D22 TM | D21 | TMD2 | 20 |
| | | | | | | |
| TMD23 | TMD22 | TMD21 | TMD20 | R | 1 ₂ /TOD | mode selection |
| 0 | 0 | 0 | 0 | R | 12 | R1 ₂ port |
| | | | 1 | Т | OD | Toggle output |
| | | 1 | 0 | Т | OD | 0 output |
| | | | 1 | Т | OD | 1 output |
| _ | 1 | 0 | 0 | _ | _ | Not used |
| | | | 1 | | | |
| • | | 1 | 0 | | | |
| | \ | | 1 | Т | OD | PWM output |
| 1 | X | X | X | R | 12 | Input capture (R1 ₂ port) |
| X : Don't | care | < | | | | |

Figure 35 Timer Mode Register D2 (TMD2)

| Bit | 3 | 2 | 1 | 0 | | | | |
|---------------|------------------------------------|--------|------|-------|-------|--------|----------------|--------------------------------|
| Initial value | 0 | 0 | 0 | 0 | | | | |
| Read/Write | W | W | W | W | | 4 | | |
| Bit name | SMRA3 | SMRA2 | SMRA | 1 SMR | 40 | C | × | |
| SMRA3 | R2 ₁ /SCK mode selec | tion S | MRA2 | SMRA1 | SMRA0 | SCK | Clock source | Prescaler division ratio |
| 0 | R2 ₁ | | 0 | 0 | 0 | Output | Prescaler | ÷2048 |
| 1 | SCK | | | | 1 | Output | Prescaler | ÷512 |
| | | | | 1 | 0 | Output | Prescaler | ÷128 |
| | | | | | 1 | Output | Prescaler | ÷32 |
| | | | 1 | 0 | 0 | Output | Prescaler | ÷8 |
| | | | | | 1 | Output | Prescaler | ÷2 |
| | | | | 1 | 0 | Output | System clock | _ |
| | | | | | 1 | Input | External clock | |

Figure 36 Serial Mode Register A (SMRA)

| Bit | 3 | 2 | 1 | 0 | |
|---------------|-------------------------|-------------|-------|-------|------------------------------------|
| Initial value | _ | _ | 0 | 0 | |
| Read/Write | _ | _ | W | W | |
| Bit name | Not used | Not used | PMRA1 | PMRA0 | |
| PMRA1 | R2 ₂ /SI mod | le selectio | n | PMRA0 | R2 ₃ /SO mode selection |
| 0 | R2 ₂ | | | 0 | R2 ₃ |
| 1 | SI | | | 1 | SO |

Figure 37 Port Mode Register A (PMRA)

| LOD Gaipi | ut register 1 | (ΣΟΙΧΤ. Ψ | ,,,, | | |
|---------------|-----------------------|------------|--------|-------|--------------------------------------|
| Bit | 3 | 2 | 1 | 0 | |
| Initial value | 9 0 | 0 | 0 | 0 | |
| Read/Write | e W | W | W | W | |
| Bit name | LOR13 | LOR12 | LOR11 | LOR1 | 0 |
| LOR13 | R3 ₃ /SEG4 | mode selec | tion l | _OR11 | R3 ₁ /SEG2 mode selection |
| 0 | R3 ₃ | | | 0 | R3 ₁ |
| 1 | SEG4 | | | 4 | SEG2 |
| LOR12 | R3 ₂ /SEG3 | mode selec | tion I | _OR10 | R3 ₀ /SEG1 mode selection |
| 0 | R3 ₂ | | | 0 | R3 ₀ |
| 1 | SEG3 | | | 1 | SEG1 |

Figure 38 LCD Output Register 1 (LOR1)

LCD output register 2 (LOR2: \$01E) Bit 2 0 Initial value 0 0 0 0 W Read/Write W W W LOR23 LOR22 LOR21 LOR20 Bit name LOR23 R4₃/SEG8 mode selection LOR21 R4₁/SEG6 mode selection 0 R4₃ 0 R4₁ 1 SEG6 SEG8 1 LOR22 R4₂/SEG7 mode selection LOR20 R4₀/SEG5 mode selection 0 0 R4₂ $R4_0$ SEG7 SEG5 1 1

Figure 39 LCD Output Register 2 (LOR2)

| LCD outpu | ıt re | egister 3 (l | _OR3: \$0 | 1F) | | | |
|---------------|-------|---------------------------------|-----------------------|---------|---------|-------|--|
| Bit | | 3 | 2 | 1 | 0 | _ | |
| Initial value | | _ | 0 | 0 | 0 | | |
| Read/Write | | _ | W | W | W | | |
| Bit name | | Not used | LOR32 | LOR31 | LOR30 | | X . |
| LOR32 | R7 | ₀ /SEG17–R | 7 ₃ /SEG20 | mode se | lection | LOR31 | R6 ₀ /SEG13–R6 ₃ /SEG16 mode selection |
| 0 | R7 | ₀ to R7 ₃ | | | | 0 | R6 ₀ to R6 ₃ |
| 1 | SE | G17–SEG2 | 20 | | | 1 | SEG13-SEG16 |
| | | | | | | LOR30 | R5 ₀ /SEG9–R5 ₃ /SEG12 mode selection |
| | | | | | | 0 | R5 ₀ to R5 ₃ |
| | | | | | | 1 | SEG9-SEG12 |
| | | | | | | | |

Figure 40 LCD Output Register 3 (LOR3)

Pull-Up MOS Transistor Control: A program-controlled pull-up MOS transistor is provided for each input/output pin other than input-only pins D_{10} and D_{11} . The on/off status of all these transistors is controlled by bit 3 (MIS3) of the miscellaneous register (MIS: \$00C), and the on/off status of an individual transistor can also be controlled by the port data register (PDR) of the corresponding pin—enabling on/off control of that pin alone (table 23 and figure 41).

The on/off status of each transistor and the peripheral function mode of each pin can be set independently.

How to Deal with Unused I/O Pins: I/O pins that are not needed by the user system (floating) must be connected to V_{CC} to prevent LSI malfunctions due to noise. These pins must either be pulled up to V_{CC} by their pull-up MOS transistors or by resistors of about $100 \text{ k}\Omega$.




Figure 41 Miscellaneous Register (MIS)

CACA

Prescalers

The MCU has the following two prescalers, S and W.

The prescalers operating conditions are listed in table 25, and the prescalers output supply is shown in figure 42. The timers A–D input clocks except external events, the serial transmit clock except the external clock, and the LCD circuit operating clock are selected from the prescaler outputs, depending on corresponding mode registers.

Prescaler Operation

Prescaler S: 11-bit counter that inputs the system clock signal. After being reset to \$000 by MCU reset, prescaler S divides the system clock. Prescaler S keeps counting, except in watch and subactive modes and at MCU reset.

Prescaler W: Five-bit counter that inputs the X1 input clock signal (32-kHz crystal oscillation) divided by eight. After being reset to \$00 by MCU reset, prescaler W divides the input clock. Prescaler W can be reset by software.

Table 25 Prescaler Operating Conditions

| Prescaler | Input Clock | Reset Conditions | Stop Conditions |
|-------------|---|-------------------------|--|
| Prescaler S | System clock (in active and standby mode), Subsystem clock (in subactive mode) | MCU reset | MCU reset, stop mode, watch mode |
| Prescaler W | 32-kHz crystal oscillation | MCU reset, software | MCU reset, stop mode |




Figure 42 Prescaler Output Supply

Timers

The MCU has four timer/counters (A to D).

- Timer A: Free-running timer
- Timer B: Multifunction timer
- Timer C: Multifunction timer
- Timer D: Multifunction timer

Timer A is an 8-bit free-running timer. Timers B–D are 8-bit multifunction timers, whose functions are listed in table 26. The operating modes are selected by software.

Table 26 Timer Functions

| Functions | | Timer A | Timer B | Timer C | Timer D |
|-----------|----------------|-----------|-------------------------|-----------|-----------|
| Clock | Prescaler S | Available | Available | Available | Available |
| source | Prescaler W | Available | _ | _ | _ |
| | External event | | Available | _ | Available |
| Timer | Free-running | Available | Available | Available | Available |
| functions | Time-base | Available | _ | _ | _ |
| | Event counter | _ | Available | _ | Available |
| | Reload | - | Available | Available | Available |
| | Watchdog | _ | - | Available | _ |
| | Input capture | _ | _ | _ | Available |
| Timer | Toggle | _ | Available | Available | Available |
| outputs | 0 output | _ | Available | Available | Available |
| | 1 output | _ | Availab <mark>le</mark> | Available | Available |
| | PWM | _ | _ ` (| Available | Available |

Note: — implies not available.

Timer A

Timer A Functions: Timer A has the following functions.

- Free-running timer
- Clock time-base

The block diagram of timer A is shown in figure 43.




Figure 43 Block Diagram of Timer A

Timer A Operations:

- Free-running timer operation: The input clock for timer A is selected by timer mode register A (TMA: \$008).
- Timer A is reset to \$00 by MCU reset and incremented at each input clock. If an input clock is applied to timer A after it has reached
- \$FF, an overflow is generated, and timer A is reset to \$00. The overflow sets the timer A interrupt request flag (IFTA: \$001, bit 2). Timer A continues to be incremented after reset to \$00, and therefore it generates regular interrupts every 256 clocks.
- Clock time-base operation: Timer A is used as a clock time-base by setting bit 3 (TMA3) of timer mode register A (TMA: \$008) to 1. The prescaler W output is applied to timer A, and timer A generates interrupts at the correct timing based on the 32.768-kHz crystal oscillation. In this case, prescaler W and timer A can be reset to \$00 by software.

Registers for Timer A Operation: Timer A operating modes are set by the following registers.

• Timer mode register A (TMA: \$008): Four-bit write-only register that selects timer A's operating mode and input clock source as shown in figure 44.

| Timer mode re | egister A | (TMA: \$0 | 08) | | |
|---------------|-----------|-----------|------|------|--|
| Bit | 3 | 2 | 1 | 0 | |
| Initial value | 0 | 0 | 0 | 0 | |
| Read/Write | W | W | W | W | |
| Bit name | TMA3 | TMA2 | TMA1 | TMA0 | |

| TMA3 | TMA2 | TMA1 | TMA0 | Source prescaler | Input clock frequency | Operating mode |
|------|------|------|------|------------------|-----------------------|----------------|
| 0 | 0 | 0 | 0 | PSS | 2048t _{cyc} | Timer A mode |
| | | | 1 | PSS | 1024t _{cyc} | |
| | | 1 | 0 | PSS | 512t _{cyc} | _ |
| | | | 1 | PSS | 128t _{cyc} | _ |
| | 1 | 0 | 0 | PSS | 32t _{cyc} | _ |
| | | | 1 | PSS | 8t _{cyc} | _ |
| | | 1 | 0 | PSS | 4t _{cyc} | _ |
| | | | 1 | PSS | 2t _{cyc} | _ |
| 1 | 0 | 0 | 0 | PSW | 32t _{Wcyc} | Time-base |
| | | | 1 | PSW | 16t _{Wcyc} | - mode |
| | | 1 | 0 | PSW | 8t _{Wcyc} | |
| | | | 1 | PSW | 2t _{Wcyc} | |
| | 1 | 0 | 0 | _ | 1/2t _{Wcyc} | |
| | | | 1 | _ | Not used | |
| | | 1 | Χ | _ | Reset PS | W and TCA |

X: Don't care

- Note: 1. t_{Wcvc} = 244.14 μ s (when a 32.768-kHz crystal oscillator is used)
 - 2. Timer counter overflow output period (seconds) = input clock period (seconds) × 256.
 - 3. If PSW of TCA reset is selected while the LCD is operating, LCD operation halts (power switch goes off and all SEG and COM pins are grounded).
 When an LCD is connected for display, the PSW and TCA reset periods must be set in the program to the minimum.
 - 4. The division ratio must not be modified during time-base mode operation, otherwise an overflow cycle error will occur.

Figure 44 Timer Mode Register A (TMA)

Timer B

Timer B Functions: Timer B has the following functions.

- Free-running/reload timer
- External event counter
- Timer output operation (toggle, 0, and 1 outputs)

The block diagram of timer B is shown in figure 45.




Figure 45 Block Diagram of Timer B

Timer B Operations:

- Free-running/reload timer operation: The free-running/reload operation, input clock source, and prescaler division ratio are selected by timer mode register B1 (TMB1: \$009).
 - Timer B is initialized to the value set in timer write register B (TWBL: \$00A, TWBU: \$00B) by software and incremented by one at each clock input. If an input clock is applied to timer B after it has reached \$FF, an overflow is generated. In this case, if the reload timer function is enabled, timer B is initialized to its initial value set in timer write register B; if the free-running timer function is enabled, the timer is initialized to \$00 and then incremented again.
 - The overflow sets the timer B interrupt request flag (IFTB: \$002, bit 0). IFTB is reset by software or MCU reset. Refer to figure 3 and table 1 for details.
- External event counter operation: Timer B is used as an external event counter by selecting external event input as input clock source. In this case, pin R1₃/EVNB must be set to EVNB by port mode register C (PMRC: \$025).
 - Timer B is incremented by one at each falling edge of signals input to pin $\overline{\text{EVNB}}$. The other operation is basically the same as the free-running/reload timer operation.
- Timer output operation: The following three output modes can be selected for timer B by setting timer mode register B2 (TMB2: \$013).
 - Toggle
 - 0 output
 - 1 output

By selecting the timer output mode, pin R1₀/TOB is set to TOB. The output from TOB is reset low by MCU reset.

- Toggle output: When toggle output mode is selected, the output level is inverted if a clock is input after timer B has reached \$FF. By using this function and reload timer function, clock signals can be output at a required frequency for the buzzer. The output waveform is shown in figure 46.
- 0 output: When 0 output mode is selected, the output level is pulled low if a clock is input after timer B has reached \$FF. Note that this function must be used only when the output level is high.
- 1 output: When 1 output mode is selected, the output level is set high if a clock is input after timer B has reached \$FF. Note that this function must be used only when the output level is low.




Figure 46 Timer Output Waveform

Registers for Timer B Operation: By using the following registers, timer B operation modes are selected and the timer B count is read and written.

- Timer mode register B1 (TMB1: \$009)
- Timer mode register B2 (TMB2: \$013)
- Timer write register B (TWBL: \$00A, TWBU: \$00B)
- Timer read register B (TRBL: \$00A, TRBU: \$00B)
- Port mode register C (PMRC: \$025)
- Timer mode register B1 (TMB1: \$009):

Four-bit write-only register that selects the free-running/reload timer function, input clock source, and the prescaler division ratio as shown in figure 47. It is reset to \$0 by MCU reset.

Writing to this register is valid from the second instruction execution cycle after the execution of the previous timer mode register B1 write instruction. Setting timer B's initialization by writing to timer write register B (TWBL: \$00A, TWBU: \$00B) must be done after a mode change becomes valid.

| Timer mod | le register B | I (TMB1: | \$009) | | | |
|---------------|--------------------------|----------|--------|-------|-------|--|
| Bit | 3 | 2 | 1 | 0 | | |
| Initial value | . 0 | 0 | 0 | 0 | | |
| Read/Write | W | W | W | W | | |
| Bit name | TMB13 | TMB12 | TMB11 | TMB10 | | |
| TMB13 | Free-runnin timer select | | TMB12 | TMB11 | TMB10 | Input clock period and input clock source |
| 0 | Free-running | timer | 0 | 0 | 0 | 2048t _{cyc} |
| 1 | Reload time | • | _ | | 1 | 512t _{cyc} |
| | | | _ | 1 | 0 | 128t _{cyc} |
| | | | | | 1 | 32t _{cyc} |
| | | | 1 | 0 | 0 | 8t _{cyc} |
| | | | | | 1 | 4t _{cyc} |
| | | | | 1 | 0 | 2t _{cyc} |
| | | | | | 1 | R1 ₃ /EVNB (external event input) |
| | | | | | | |

Figure 47 Timer Mode Register B1 (TMB1)

| Timer mode i | register B2 | 2 (TMB2: \$ | \$013) | | | | | |
|---------------|-------------|-------------|--------|-------|-------|-------|---------------------|----------------------|
| Bit | 3 | 2 | 1 | 0 | | | | |
| Initial value | _ | _ | 0 | 0 | TMB21 | TMB20 | R1 ₀ /TC | B mode selection |
| Read/Write | _ | _ | R/W | R/W | 0 | 0 | R1 ₀ | R1 ₀ port |
| Bit name | Not used | Not used | TMB21 | TMB20 | | 1 | ТОВ | Toggle output |
| | | | | | 1 | 0 | TOB | 0 output |
| | | | | | | 1 | ТОВ | 1 output |
| | | | | | | | | |

Figure 48 Timer Mode Register B2 (TMB2)

- Timer mode register B2 (TMB2: \$013): Two-bit read/write register that selects the timer B output mode as shown in figure 48. It is reset to \$0 by MCU reset.
- Timer write register B (TWBL: \$00A, TWBU: \$00B): Write-only register consisting of the lower digit (TWBL) and the upper digit (TWBU) as shown in figures 49 and 50. The lower digit is reset to \$0 by MCU reset, but the upper digit value is invalid.

Timer B is initialized by writing to timer write register B. In this case, the lower digit (TWBL) must be written to first, but writing only to the lower digit does not change the timer B value. Timer B is initialized to the value in timer write register B at the same time the upper digit (TWBU) is written to. When timer write register B is written to again and if the lower digit value needs no change, writing only to the upper digit initializes timer B.

| Timer write ro | Timer write register B (lower digit) (TWBL: \$00A) | | | | | | | |
|----------------|--|-------|-------|-------|--|--|--|--|
| Bit | 3 | 2 | 1 | 0 | | | | |
| Initial value | 0 | 0 | 0 | 0 | | | | |
| Read/Write | W | W | W | W | | | | |
| Bit name | TWBL3 | TWBL2 | TWBL1 | TWBL0 | | | | |

Figure 49 Timer Write Register B Lower Digit (TWBL)

| Timer write | Timer write register B (upper digit) (TWBU: \$00B) | | | | | | | |
|---------------|--|-----------|-----------|-----------|--|--|--|--|
| Bit | 3 | 2 | 1 | 0 | | | | |
| Initial value | Undefined | Undefined | Undefined | Undefined | | | | |
| Read/Write | W | W | W | W | | | | |
| Bit name | TWBU3 | TWBU2 | TWBU1 | TWBU0 | | | | |

Figure 50 Timer Write Register B Upper Digit (TWBU)

• Timer read register B (TRBL: \$00A, TRBU: \$00B): Read-only register consisting of the lower digit (TRBL) and the upper digit (TRBU) that holds the count of the timer B upper digit (figures 51 and 52).

The upper digit (TRBU) must be read first. At this time, the count of the timer B upper digit is obtained, and the count of the timer B lower digit is latched to the lower digit (TRBL). After this, by reading TRBL, the count of timer B when TRBU is read can be obtained.




Figure 51 Timer Read Register B Lower Digit (TRBL)




Figure 52 Timer Read Register B Upper Digit (TRBU)

• Port mode register C (PMRC: \$025): Write-only register that selects R1₃/EVNB pin function as shown in figure 53. It is reset to \$0 by MCU reset.




Figure 53 Port Mode Register C (PMRC)

Timer C

Timer C Functions: Timer C has the following functions.

- Free-running/reload timer
- · Watchdog timer
- Timer output operation (toggle, 0, 1, and PWM outputs)

The block diagram of timer C is shown in figure 54.




Figure 54 Block Diagram of Timer C

Timer C Operations:

• Free-running/reload timer operation: The free-running/reload operation, input clock source, and prescaler division ratio are selected by timer mode register C1 (TMC1: \$00D).

Timer C is initialized to the value set in timer write register C (TWCL: \$00E, TWCU: \$00F) by software and incremented by one at each clock input. If an input clock is applied to timer C after it has reached \$FF, an overflow is generated. In this case, if the reload timer function is enabled, timer C is initialized to its initial value set in timer write register C; if the free-running timer function is enabled, the timer is initialized to \$00 and then incremented again.

The overflow sets the timer C interrupt request flag (IFTC: \$002, bit 2). IFTC is reset by software or MCU reset. Refer to figure 3 and table 1 for details.

- Watchdog timer operation: Timer C is used as a watchdog timer for detecting out-of-control program routines by setting the watchdog on flag (WDON: \$020, bit 1) to 1. If a program routine runs out of control and an overflow is generated, the MCU is reset. Program run can be controlled by initializing timer C by software before it reaches \$FF.
- Timer output operation: The following four output modes can be selected for timer C by setting timer mode register C2 (TMC2: \$014).
 - Toggle
 - 0 output
 - 1 output
 - PWM output

By selecting the timer output mode, pin R1₁/TOC is set to TOC. The output from TOC is reset low by MCU reset.

- Toggle output: The operation is basically the same as that of timer-B's toggle output.
- 0 output: The operation is basically the same as that of timer-B's 0 output.
- 1 output: The operation is basically the same as that of timer-B's 1 output.
- PWM output: When PWM output mode is selected, timer C provides the variable-duty pulse output function. The output waveform differs depending on the contents of timer mode register C1 (TMC1: \$00D) and timer write register C (TWCL: \$00E, TWCU: \$00F). The output waveform is shown in figure 46.

Registers for Timer C Operation: By using the following registers, timer C operation modes are selected and the timer C count is read and written.

- Timer mode register C1 (TMC1: \$00D)
- Timer mode register C2 (TMC2: \$014)
- Timer write register C (TWCL: \$00E, TWCU: \$00F)
- Timer read register C (TRCL: \$00E, TRCU: \$00F)
- Timer mode register C1 (TMC1: \$00D): Four-bit write-only register that selects the free-running/reload timer function, input clock source, and the prescaler division ratio as shown in figure 55. It is reset to \$0 by MCU reset.

Writing to this register is valid from the second instruction execution cycle after the execution of the previous timer mode register C1 write instruction. Setting timer C's initialization by writing to timer write register C (TWCL: \$00E, TWCU: \$00F) must be done after a mode change becomes valid.




Figure 55 Timer Mode Register C1 (TMC1)

- Timer mode register C2 (TMC2: \$014): Three-bit read/write register that selects the timer C output mode as shown in figure 56. It is reset to \$0 by MCU reset.
- Timer write register C (TWCL: \$00E, TWCU: \$00F): Write-only register consisting of the lower digit (TWCL) and the upper digit (TWCU). The operation of timer write register C is basically the same as that of timer write register B (TWBL: \$00A, TWBU: \$00B).
- Timer read register C (TRCL: \$00E, TRCU: \$00F): Read-only register consisting of the lower digit (TRCL) and the upper digit (TRCU) that holds the count of the timer C upper digit. The operation of timer read register C is basically the same as that of timer read register B (TRBL: \$00A, TRBU: \$00B).

| Timer mode | register C2 | (TMC2: \$ | \$014) | | | |
|---------------|-------------|-----------|--------|-------|-----------------|----------------------|
| Bit | 3 | 2 | 1 | 0 | | |
| Initial value | _ | 0 | 0 | 0 | | |
| Read/Write | _ | R/W | R/W | R/W | | |
| Bit name | Not used | TMC22 | TMC21 | TMC20 | | |
| | | TMC22 | TMC21 | TMC20 | R1₁/TC | OC mode selection |
| | | 0 | 0 | 0 | R1 ₁ | R1 ₁ port |
| | | | | 1 | TOC | Toggle output |
| | | | 1 | 0 | TOC | 0 output |
| | | | | 1 | TOC | 1 output |
| | | 1 | 0 | 0 | _ | Not used |
| | | | | 1 | | |
| | | | 1 | 0 | | |
| | | | | 1 | TOC | PWM output |

Figure 56 Timer Mode Register C2 (TMC2)




Figure 57 Timer Write Register C Lower Digit (TWCL)

| Timer write re | Timer write register C (upper digit) (TWCU: \$00F) | | | | | | |
|----------------|--|-----------|-----------|-----------|--|--|--|
| Bit | 3 | 2 | 1 | 0 | | | |
| Initial value | Undefined | Undefined | Undefined | Undefined | | | |
| Read/Write | W | W | W | W | | | |
| Bit name | TWCU3 | TWCU2 | TWCU1 | TWCU0 | | | |

Figure 58 Timer Write Register C Upper Digit (TWCU)

| Timer read re | Timer read register C (lower digit) (TRCL: \$00E) | | | | | |
|---------------|---|-----------|-----------|-----------|--|--|
| Bit | 3 | 2 | 1 | 0 | | |
| Initial value | Undefined | Undefined | Undefined | Undefined | | |
| Read/Write | R | R | R | R | | |
| Bit name | TRCL3 | TRCL2 | TRCL1 | TRCL0 | | |

Figure 59 Timer Read Register C Lower Digit (TRCL)




Figure 60 Timer Read Register C Upper Digit (TRCU)

Timer D

Timer D Functions: Timer D has the following functions.

- Free-running/reload timer
- External event counter
- Timer output operation (toggle, 0, 1, and PWM outputs)
- Input capture timer

The block diagram for each operation mode of timer D is shown in figures 61 and 62.

Timer D Operations:

• Free-running/reload timer operation: The free-running/reload operation, input clock source, and prescaler division ratio are selected by timer mode register D1 (TMD1: \$010).

Timer D is initialized to the value set in timer write register D (TWDL: \$011, TWDU: \$012) by software and incremented by one at each clock input. If an input clock is applied to timer D after it has reached \$FF, an overflow is generated. In this case, if the reload timer function is enabled, timer D is initialized to its initial value set in timer write register D; if the free-running timer function is enabled, the timer is initialized to \$00 and then incremented again.

The overflow sets the timer D interrupt request flag (IFTD: \$003, bit 0). IFTD is reset by software or MCU reset. Refer to figure 3 and table 1 for details.

• External event counter operation: Timer D is used as an external event counter by selecting the external event input as an input clock source. In this case, pin R2₀/EVND must be set to EVND by port mode register C (PMRC: \$025).

Either falling or rising edge, or both falling and rising edges of input signals can be selected as the external event detection edge by detection edge select register 2 (ESR2: \$027). When both rising and falling edges detection is selected, the time between the falling edge and rising edge of input signals must be $2t_{cvc}$ or longer.

Timer D is incremented by one at each detection edge selected by detection edge select register 2 (ESR2: \$027). The other operation is basically the same as the free-running/reload timer operation.

Timer output operation: The following four output modes can be selected for timer D by setting timer mode register D2 (TMD2: \$015).

- Toggle
- 0 output
- 1 output
- PWM output

By selecting the timer output mode, pin R1₂/TOD is set to TOD. The output from TOD is reset low by MCU reset.

- Toggle output: The operation is basically the same as that of timer-B's toggle output.
- 0 output: The operation is basically the same as that of timer-B's 0 output.

- 1 output: The operation is basically the same as that of timer-B's 1 output.
- PWM output: The operation is basically the same as that of timer-C's PWM output.
- Input capture timer operation: The input capture timer counts the clock cycles between trigger edges input to pin EVND.

Either falling or rising edge, or both falling and rising edges of input signals can be selected as the trigger input edge by detection edge select register 2 (ESR2: \$027).

When a trigger edge is input to EVND, the count of timer D is written to timer read register D (TRDL: \$011, TRDU: \$012), and the timer D interrupt request flag (IFTD: \$003, bit 0) and the input capture status flag (ICSF: \$021, bit 0) are set. Timer D is reset to \$00, and then incremented again. While ICSF is set, if a trigger input edge is applied to timer D, or if timer D generates an overflow, the input capture error flag (ICEF: \$021, bit 1) is set. ICSF and ICEF are reset to 0 by MCU reset or by writing 0.

By selecting the input capture operation, pin $R1_2/TOD$ is set to $R1_2$ and timer D is reset to \$00.






Figure 61 Block Diagram of Timer D (Free-Running/Reload Timer)




Figure 62 Block Diagram of Timer D (Input Capture Timer)

Registers for Timer D Operation: By using the following registers, timer D operation modes are selected and the timer D count is read and written.

- Timer mode register D1 (TMD1: \$010)
- Timer mode register D2 (TMD2: \$015)
- Timer write register D (TWDL: \$011, TWDU: \$012)
- Timer read register D (TRDL: \$011, TRDU: \$012)

- Port mode register C (PMRC: \$025)
- Detection edge select register 2 (ESR2: \$027)
- Timer mode register D1 (TMD1: \$010): Four-bit write-only register that selects the free-running/reload timer function, input clock source, and the prescaler division ratio as shown in figure 63. It is reset to \$0 by MCU reset.

Writing to this register is valid from the second instruction execution cycle after the execution of the previous timer mode register D1 (TMD1: \$010) write instruction. Setting timer D's initialization by writing to timer write register D (TWDL: \$011, TWDU: \$012) must be done after a mode change becomes valid.

When selecting the input capture timer operation, select the internal clock as the input clock source.




Figure 63 Timer Mode Register D1 (TMD1)

- Timer mode register D2 (TMD2: \$015): Four-bit read/write register that selects the timer D output mode and input capture operation as shown in figure 64. It is reset to \$0 by MCU reset.
- Timer write register D (TWDL: \$011, TWDU: \$012): Write-only register consisting of the lower digit (TWDL) and the upper digit (TWDU). The operation of timer write register D is basically the same as that of timer write register B (TWBL: \$00A, TWBU: \$00B).
- Timer read register D (TRDL: \$011, TRDU: \$012): Read-only register consisting of the lower digit (TRDL) and the upper digit (TRDU). The operation of timer read register D is basically the same as that of timer read register B (TRBL: \$00A, TRBU: \$00B).
 - When the input capture timer operation is selected and if the count of timer D is read after a trigger is input, either the lower or upper digit can be read first.

- Port mode register C (PMRC: \$025): Write-only register that selects R2₀/EVND pin function as shown in figure 53. It is reset to \$0 by MCU reset.
- Detection edge select register 2 (ESR2: \$027): Write-only register that selects the detection edge of signals input to pin EVND as shown in figure 69. It is reset to \$0 by MCU reset.




Figure 64 Timer Mode Register D2 (TMD2)




Figure 65 Timer Write Register D Lower Digit (TWDL)




Figure 66 Timer Write Register D Upper Digit (TWDU)




Figure 67 Timer Read Register D Lower Digit (TRDL)




Figure 68 Timer Read Register D Upper Digit (TRDU)

Detection edge register 2 (ESR2: \$027)

| Bit | 3 | 2 | 1 | 0 |
|---------------|-------|-------|-------|-------|
| Initial value | 0 | 0 | 0 | 0 |
| Read/Write | W | W | W | W |
| Bit name | ESR23 | ESR22 | ESR21 | ESR20 |

| ESR23 | ESR22 | EVND detection edge | ESR21 | ESR20 | INT ₄ detection edge |
|-------|-------|------------------------|-------|-------|---------------------------------|
| 0 | 0 | No detection | 0 | 0 | No detection |
| | 1 | Falling-edge detection | | 1 | Falling-edge detection |
| 1 | 0 | Rising-edge detection | 1 | 0 | Rising-edge detection |
| | 1 | Double-edge detection* | | 1 | Double-edge detection* |


Note: * Both falling and rising edges are detected.

Figure 69 Detection Edge Select Register 2 (ESR2)

Note on Use

When using the timer output as PWM output, note the following point. From the update of the timer write register untill the occurrence of the overflow interrupt, the PWM output differs from the period and duty settings, as shown in table 27. The PWM output should therefore not be used until after the overflow interrupt following the update of the timer write register. After the overflow, the PWM output will have the set period and duty cycle.

Table 27 PWM Output Following Update of Timer Write Register



Serial Interfaces

The serial interface serially transfers and receives 8-bit data, and includes the following features.

- Multiple transmit clock sources
 - External clock
 - Internal prescaler output clock
 - System clock
- Output level control in idle states

Five registers, an octal counter, and a multiplexer are also configured for the serial interface as follows.

- Serial data register (SRL: \$006, SRU: \$007)
- Serial mode register A (SMRA: \$005)
- Serial mode register B (SMRB: \$028)
- Miscellaneous register (MIS: \$00C)
- Octal counter (OC)
- Selector

The block diagram of the serial interface is shown in figure 70.




Figure 70 Block Diagram of Serial Interface

Serial Interface Operation

Selecting and Changing the Operating Mode: Table 28 lists the serial interface's operating modes. To select an operating mode, use one of these combinations of port mode register A (PMRA: \$004) and serial mode register A (SMRA: \$005) settings; to change the operating mode, always initialize the serial interface internally by writing data to serial mode register A. Note that the serial interface is initialized by writing data to serial mode register A. Refer to the following Serial Mode Register A section for details.

Pin Setting: The R2₁/ \overline{SCK} pin is controlled by writing data to serial mode register A (SMRA: \$005). The R2₂/SI and R2₃/SO pins are controlled by writing data to port mode register A (PMRA: \$004). Refer to the following Registers for Serial Interface section for details.

Transmit Clock Source Setting: The transmit clock source is set by writing data to serial mode register A (SMRA: \$005) and serial mode register B (SMRB: \$028). Refer to the following Registers for Serial Interface section for details

Data Setting: Transmit data is set by writing data to the serial data register (SRL: \$006, SRU: \$007). Receive data is obtained by reading the contents of the serial data register. The serial data is shifted by the transmit clock and is input from or output to an external system.

The output level of the SO pin is invalid until the first data is output after MCU reset, or until the output level control in idle states is performed.

Table 28 Serial Interface Operating Modes

| SMRA | P | MRA | |
|-------|-------|-------|------------------------------|
| Bit 3 | Bit 1 | Bit 0 | Operating Mode |
| 1 | 0 | 0 | Continuous clock output mode |
| | | 1 | Transmit mode |
| | 1 | 0 | Receive mode |
| | | 1 | Transmit/receive mode |

Transfer Control: The serial interface is activated by the STS instruction. The octal counter is reset to 000 by this instruction, and it increments at the rising edge of the transmit clock. When the eighth transmit clock signal is input or when serial transmission/receive is discontinued, the octal counter is reset to 000, the serial interrupt request flag (IFS: \$023, bit 2) is set, and the transfer stops.

When the prescaler output is selected as the transmit clock, the transmit clock frequency is selected as $4t_{cyc}$ to $8192t_{cyc}$ by setting bits 2 to 0 (SMRA2– SMRA0) of serial mode register A (SMRA: \$005) and bit 0 (SMRB0) of serial mode register B (SMRB: \$028) as listed in table 29.

Table 29 Serial Transmit Clock (Prescaler Output)

| SMRB | | SMRA | | | |
|-------|-------|-------|-------|--------------------------|--------------------------|
| Bit 0 | Bit 2 | Bit 1 | Bit 0 | Prescaler Division Ratio | Transmit Clock Frequency |
| 0 | 0 | 0 | 0 | ÷ 2048 | 4096t _{cyc} |
| | | | 1 | ÷ 512 | 1024t _{cyc} |
| | | 1 | 0 | ÷ 128 | 256t _{cyc} |
| | | | 1 | ÷ 32 | 64t _{cyc} |
| | 1 | 0 | 0 | ÷ 8 | 16t _{cyc} |
| | | | 1 | ÷2 | 4t _{cyc} |
| 1 | 0 | 0 | 0 | ÷ 4096 | 8192t _{cyc} |
| | | | 1 | ÷ 1024 | 2048t _{cyc} |
| | | 1 | 0 | ÷ 256 | 512t _{cyc} |
| | | | 1 | ÷ 64 | 128t _{cyc} |
| | 1 | 0 | 0 | ÷ 16 | 32t _{cyc} |
| | | | 1 | ÷ 4 | 8t _{cyc} |

Operating States: The serial interface has the following operating states; transitions between them are shown in figure 71.

- STS wait state
- Transmit clock wait state
- Transfer state
- Continuous clock output state (only in internal clock mode)
- STS wait state: The serial interface enters STS wait state by MCU reset (00, 10 in figure 71). In STS wait state, the serial interface is initialized and the transmit clock is ignored. If the STS instruction is then executed (01, 11), the serial interface enters transmit clock wait state.
- Transmit clock wait state: Transmit clock wait state is between the STS execution and the falling edge of the first transmit clock. In transmit clock wait state, input of the transmit clock (02, 12) increments the octal counter, shifts the serial data register, and enters the serial interface in transfer state. However, note that if continuous clock output mode is selected in internal clock mode, the serial interface does not enter transfer state but enters continuous clock output state (17).
 - The serial interface enters STS wait state by writing data to serial mode register A (SMRA: \$005) (04, 14) in transmit clock wait state.
- Transfer state: Transfer state is between the falling edge of the first clock and the rising edge of the eighth clock. In transfer state, the input of eight clocks or the execution of the STS instruction sets the octal counter to 000, and the serial interface enters another state. When the STS instruction is executed (05, 15), transmit clock wait state is entered. When eight clocks are input, transmit clock wait state is entered (03) in external clock mode, and STS wait state is entered (13) in internal clock mode. In internal clock mode, the transmit clock stops after outputting eight clocks.

In transfer state, writing data to serial mode register A (SMRA: \$005) (06, 16) initializes the serial interface, and STS wait state is entered.

If the state changes from transfer to another state, the serial interrupt request flag (IFS: \$023, bit 2) is set by the octal counter that is reset to 000.

• Continuous clock output state (only in internal clock mode): Continuous clock output state is entered only in internal clock mode. In this state, the serial interface does not transmit/receive data but only outputs the transmit clock from the SCK pin.

When bits 1 and 0 (PMRA1, PMRA0) of port mode register A (PMRA: \$004) are 00 in transmit clock wait state and if the transmit clock is input (17), the serial interface enters continuous clock output state. If serial mode register A (SMRA: \$005) is written to in continuous clock output mode (18), STS wait state is entered.




Figure 71 Serial Interface State Transitions

Output Level Control in Idle States: In idle states, that is, STS wait state and transmit clock wait state, the output level of the SO pin can be controlled by setting bit 1 (SMRB1) of serial mode register B (SMRB: \$028) to 0 or 1. The output level control example is shown in figure 72. Note that the output level cannot be controlled in transfer state.




Figure 72 Example of Serial Interface Operation Sequence

Transmit Clock Error Detection (In External Clock Mode): The serial interface will malfunction if a spurious pulse caused by external noise conflicts with a normal transmit clock during transfer. A transmit clock error of this type can be detected as shown in figure 73.






Figure 73 Transmit Clock Error Detection

If more than eight transmit clocks are input in transfer state, at the eighth clock including a spurious pulse by noise, the octal counter reaches 000, the serial interrupt request flag (IFS: \$023, bit 2) is set, and transmit clock wait state is entered. At the falling edge of the next normal clock signal, the transfer state is entered. After the transfer completion processing is performed and IFS is reset, writing to serial mode register A (SMRA: \$005) changes the state from transfer to STS wait. At this time IFS is set again, and therefore the error can be detected

Notes on Use:

- Initialization after writing to registers: If port mode register A (PMRA: \$004) is written to in transmit clock wait state or in transfer state, the serial interface must be initialized by writing to serial mode register A (SMRA: \$005) again.
- Serial interrupt request flag (IFS: \$023, bit 2) set: If the state is changed from transfer to another by writing to serial mode register A (SMRA: \$005) or executing the STS instruction during the first low pulse of the transmit clock, the serial interrupt request flag is not set. To set the serial interrupt request flag, serial mode register A write or STS instruction execution must be programmed to be executed after confirming that the SCK pin is at 1, that is, after executing the input instruction to port R2.

Registers for Serial Interface

The serial interface operation is selected, and serial data is read and written by the following registers.

- Serial Mode Register A (SMRA: \$005)
- Serial Mode Register B (SMRB: \$028)
- Serial Data Register (SRL: \$006, SRU: \$007)
- Port Mode Register A (PMRA: \$004)
- Miscellaneous Register (MIS: \$00C)

Serial Mode Register A (SMRA: \$005): This register has the following functions (figure 74).

- $R2_1/\overline{SCK}$ pin function selection
- Transfer clock selection
- Prescaler division ratio selection
- Serial interface initialization

Serial mode register A (SMRA: \$005) is a 4-bit write-only register. It is reset to \$0 by MCU reset.

A write signal input to serial mode register A (SMRA: \$005) discontinues the input of the transmit clock to the serial data register and octal counter, and the octal counter is reset to 000. Therefore, if a write is performed during data transfer, the serial interrupt request flag (IFS: \$023, bit 2) is set.

Written data is valid from the second instruction execution cycle after the write operation, so the STS instruction must be executed at least two cycles after that.

| Bit | | 3 | 2 | 1 | 0 | | | | |
|---------------|--------------------|-----------------|-------|------------------|-------|----------------|---------------|------------------------|--------------------------|
| Initial value | | 0 | 0 | 0 | 0 | | | | |
| Read/Write | | W | W | W | W | | | | |
| Bit name | S | SMRA3 | SMRA2 | SMRA | 1 SMR | 40 | | | |
| | | | | | | | | | |
| SMRA3 | R2 ₁ /S | SCK e select | ion S | MRA2 | SMRA1 | SMRA0 | SCK | Clock source | Prescaler division ratio |
| SMRA3 | | | ion S | MRA2 0 | SMRA1 | SMRA0 0 | SCK Output | Clock source Prescaler | division ratio |
| | mod | e select | ion S | | | | | | division ratio |
| 0 | mod | e select | ion S | | | 0 | | | division ration |
| 0 | mod | e select | ion S | | 0 | 0 | | | division ratio |

Figure 74 Serial Mode Register A (SMRA)

1

Output

Input

System clock

External clock

Serial Mode Register B (SMRB: \$028): This register has the following functions (figure 75).

1

- Prescaler division ratio selection
- Output level control in idle states

Serial mode register B is a 2-bit write-only register. It cannot be written during data transfer.

By setting bit 0 (SMRB0) of this register, the prescaler division ratio is selected. Only bit 0 (SMRB0) can be reset to 0 by MCU reset. By setting bit 1 (SMRB1), the output level of the SO pin is controlled in idle states. The output level changes at the same time that SMRB1 is written to.

Serial mode register B (SMRB: \$028) Rit 2 3 0 Initial value Undefined 0 Read/Write W W Bit name Not used Not used SMRB1 SMR_B0 SMRB1 Output level control in idle states SMR_B0 Transmit clock division ratio 0 Low level 0 Prescaler output divided by 2 1 High level 1 Prescaler output divided by 4

Figure 75 Serial Mode Register B (SMRB)

Serial Data Register (SRL: \$006, SRU: \$007): This register has the following functions (figures 76 and 77).

- Transmission data write and shift
- Receive data shift and read

Writing data in this register is output from the SO pin, LSB first, synchronously with the falling edge of the transmit clock; data is input, LSB first, through the SI pin at the rising edge of the transmit clock. Input/output timing is shown in figure 78.

Data cannot be read or written during serial data transfer. If a read/write occurs during transfer, the accuracy of the resultant data cannot be guaranteed.




Figure 76 Serial Data Register (SRL)




Figure 77 Serial Data Register (SRU)




Figure 78 Serial Interface Output Timing

Port Mode Register A (PMRA: \$004): This register has the following functions (figure 79).

- R2₂/SI pin function selection
- R2₃/SO pin function selection

| ort mode | register A (F | PMRA: \$0 | 04) | | CX |
|-------------|-------------------------|------------|-------|-------|------------------------------------|
| Bit | 3 | 2 | 1 | 0 | |
| itial value | _ | _ | 0 | 0 | |
| ad/Write | _ | _ | W | W | |
| name | Not used | Not used | PMRA1 | PMRA0 | |
| MRA1 | R2 ₂ /SI mod | e selectio | n | PMRA0 | R2 ₃ /SO mode selection |
| 0 | R2 ₂ | | | 0 | R2 ₃ |
| 1 | SI | | | 1 | SO |

Figure 79 Port Mode Register A (PMRA)

Miscellaneous Register (MIS: \$00C): This register has the following function (figure 80).

- R2₃/SO pin PMOS control

Miscellaneous register (MIS: \$00C) is a 4-bit write-only register and is reset to \$0 by MCU reset.

| Miscellaneo | ous register | (MIS: \$00 | OC) | | | |
|---------------------------------------|------------------------|------------|-----------|------|------|-------------------------|
| Bit | 3 | 2 | 1 | 0 | | |
| Initial value | 0 | 0 | 0 | 0 | | |
| Read/Write | W | W | W | W | | |
| Bit name | MIS3 | MIS2 | MIS1 | MIS0 | | |
| MIS3 | Pull-up MC | S on/off | selection | MIS1 | MIS0 | t _{RC} |
| 0 | Off | | | 0 | 0 | 0.12207 ms |
| | | | | | | |
| 1 | On | | | | | 0.24414 ms |
| · · · · · · · · · · · · · · · · · · · | | IOS on/off | selection | | 1 | 0.24414 ms 7.8125 ms |
| MIS2 | R2 ₃ /SO PM | IOS on/off | selection | 1 | 1 0 | |
| | | IOS on/off | selection | 1 | · | 7.8125 ms |

Figure 80 Miscellaneous Register (MIS)

A/D Converter

The MCU has a built-in A/D converter that uses a successive approximation method with a resistor ladder. It can measure four analog inputs with 8-bit resolution. As shown in the block diagram of figure 81, the A/D converter has a 4-bit A/D mode register, a 1-bit A/D start flag, and a 4-bit plus 4-bit A/D data register.




Figure 81 Block Diagram of A/D Converter

A/D Mode Register (AMR: \$016): Four-bit write-only register which selects the A/D conversion period and indicates analog input pin information. Bit 0 of the A/D mode register selects the A/D conversion period, and bits 3 and 2 select a channel, as shown in figure 82.

| Bit | 3 | 2 | 1 | 0 |
|---------------|------|------|----------|------|
| Initial value | 0 | 0 | _ | 0 |
| Read/Write | W | W | | W |
| Bit name | AMR3 | AMR2 | Not used | AMR0 |

| AMR3 | AMR2 | Analog input selection |
|------|------|------------------------|
| 0 | 0 | AN_0 |
| 0 | 1 | AN ₁ |
| 1 | 0 | AN ₂ |
| 1 | 1 | AN ₃ |
| | A | |

| AMR0 | Conversion time |
|------|--------------------|
| 0 | 34t _{cyc} |
| 1 | 67t _{cyc} |
| | |

Figure 82 A/D Mode Register (AMR)

A/D Data Register (ADRL: \$017, ADRU: \$018): Eight-bit read-only register consisting of a 4-bit lower digit and 4-bit upper digit. This register is not cleared by reset. After the completion of A/D conversion, the resultant eight-bit data is held in this register until the start of the next conversion (figures 83, 84, and 85).




Figure 83 A/D Data Registers (ADRU, ADRL)

| A/D data regis | ster (lowe | r digit) (A | DRL: \$01 | 7) |
|----------------|------------|-------------|-----------|-------|
| Bit | 3 | 2 | 1 | 0 |
| Initial value | 0 | 0 | 0 | 0 |
| Read/Write | R | R | R | R |
| Bit name | ADRL3 | ADRL2 | ADRL1 | ADRL0 |
| | | | | |

Figure 84 A/D Data Register Lower Digit (ADRL)

| A/D data regis | A/D data register (upper digit) (ADRU: \$018) Bit 3 2 1 0 Initial value 1 0 0 0 Read/Write R R R R Bit name ADRU3 ADRU2 ADRU1 ADRU0 | | | |
|----------------|---|-------|-------|-------|
| Bit | 3 | 2 | 1 | 0 |
| Initial value | 1 | 0 | 0 | 0 |
| Read/Write | R | R | R | R |
| Bit name | ADRU3 | ADRU2 | ADRU1 | ADRU0 |

Figure 85 A/D Data Register Upper Digit (ADRU)

A/D Start Flag (ADSF: \$020, Bit 2): One-bit flag that initiates A/D conversion when set to 1. At the completion of A/D conversion, the converted data is stored in the A/D data register and the A/D start flag is cleared. Refer to figure 86.

| | | | | | У. | | |
|---|------------|------------|------|---------------------------------------|------|--|--|
| Bit | 3 | 2 | 1 | 0 | | | |
| Initial value | 0 | 0 | 0 | 0 | 4 | | |
| Read/Write | R/W | R/W | R/W | R/W | `C. | | |
| Bit name | DTON | ADSF | WDON | LSON | -6 | | |
| | DTON | | | | WDON | | |
| Refer to the description of operating modes | | | ting | Refer to the description of timers | | | |
| , | ADSF (A/D | start flag |) | LSON | | | |
| 1 A | VD convers | ion starte | d | Refer to the description of operating | | | |
| 0 / | VD convers | ion compl | eted | modes | | | |

Figure 86 A/D Start Flag (ADSF)

Note on Use: Use the SEM and SEMD instructions to write data to the A/D start flag (ADSF: \$020, bit 2), but make sure that the A/D start flag is not written to during A/D conversion. Data read from the A/D data register (ADRL: \$017, ADRU: \$018) during A/D conversion cannot be guaranteed.

The A/D converter does not operate in the stop, watch, and subactive modes because of the OSC clock. During these low-power dissipation modes, current through the resistor ladder is cut off to decrease the power input.

DTMF Generation Circuit

The MCU provides a dual-tone multifrequency (DTMF) generation circuit. The DTMF signal consists of two sine waves to access the switching system.

Figure 87 shows the DTMF keypad and frequencies. Each key enables tones to be generated corresponding to each frequency. Figure 88 shows a block diagram of the DTMF circuit.

The OSC clock (400 kHz, 800 kHz, 2 MHz, or 4 MHz) is changed into four clock signals through the division circuit (1/2, 1/5, and 1/10). The DTMF circuit uses one of the four clock signals, which is selected by the system clock select register (SSR: \$029) depending on the OSC clock frequency. The DTMF circuit has transformed programmable dividers, sine wave counters, and control registers.

The DTMF generation circuit is controlled by the following three registers.




Figure 87 DTMF Keypad and Frequencies




Figure 88 Block Diagram of DTMF Circuit

ACX.

Tone Generator Mode Register (TGM: \$019): Four-bit write-only register, which controls output frequencies as shown in figure 89, and is reset to \$0 by MCU reset.

| Tone generator mode register (TGM: \$019) | | | | | | | | |
|---|------|------|------|------|--|--|--|--|
| Bit | 3 | 2 | 1 | 0 | | | | |
| Initial value | 0 | 0 | 0 | 0 | | | | |
| Read/Write | W | W | W | W | | | | |
| Bit name | TGM3 | TGM2 | TGM1 | TGM0 | | | | |

| TGM3 | TGM2 | TONEC output frequencies | TGM1 | TGM0 | TONER output frequencies |
|------|------|----------------------------|------|------|--------------------------|
| 0 | 0 | f _{C1} (1,209 Hz) | 0 | 0 | f _{R1} (697 Hz) |
| 0 | 1 | f _{C2} (1,336 Hz) | 0 | 1 | f _{R2} (770 Hz) |
| 1 | 0 | f _{C3} (1,477 Hz) | 1 | 0 | f _{R3} (852 Hz) |
| 1 | 1 | f _{C4} (1,633 Hz) | 1 | 1 | f _{R4} (941 Hz) |

Figure 89 Tone Generator Mode Register (TGM)

Tone Generator Control Register (TGC: \$01A): Three-bit write-only register, which controls the start/stop of the DTMF signal output as shown in figure 90, and is reset to \$0 by MCU reset. TONER and TONEC output can be independently controlled by bits 3 and 2 (TGC3, TGC2), and the DTMF circuit is controlled by bit 1 (TGC1) of this register.

| Tone genera | tor control | register (| TGC: \$0 | 1A) | |
|---------------|-------------|-------------|----------|-------------|-----------------|
| Bit | 3 | 2 | 1 | 0 | C. |
| Initial value | 0 | 0 | 0 | _ | 10- |
| Read/Write | W | W | W | _ | |
| Bit name | TGC3 | TGC2 | TGC1 | Not used | • |
| T000 T0 | NEO (| 4 4 1 | / l | T004 | DTMF L . L % |
| TGC3 TC | ONEC outp | ut control | (column) | TGC1 | DTMF enable bit |
| 0 No | output | | | 0 | DTMF disable |
| 1 TC | NEC outpu | ut (active) | | 1 | DTMF enable |
| TGC2 TC | ONER outp | ut contro | (row) | | |
| | output | | | | |
| 0 No | • | | | | |

Figure 90 Tone Generator Control Register (TGC)

System Clock Select Register (SSR: \$029): Four-bit write-only register. This register must be set to the value specified in figure 91 depending on the frequency of the oscillator connected to the OSC₁ and OSC₂ pins. Note that if the combination of the oscillation frequency and the value in this register is different from that specified in figure 91, the DTMF output frequencies will differ from the correct frequencies as listed in figure 89.

| Bit | 3 | 2 | 1 | 0 |
|---------------|------|------|------|------|
| Initial value | 0 | 0 | 0 | 0 |
| Read/Write | W | W | W | W |
| Bit name | SSR3 | SSR2 | SSR1 | SSR0 |
| | | | | |
| | | | | |

System clock select register (SSR: \$029)

| SSR3 | 32-kHz oscil <mark>lation st</mark> op | SSR1 | SSR0 | System clock selection |
|------|---|------|------|------------------------|
| 0 | Oscillation operates in stop mode | 0 | 0 | 400 kHz |
| 1 | Oscillation stops in stop mode | 0 | 1 | 800 kHz |
| | | 1 | 0 | 2 MHz |
| SSR2 | 32-kHz oscillation division ratio selection | 1 | 1 | 4 MHz |
| 0 | $f_{SUB} = f_{\chi}/8$ | 4 | | |
| 1 | $f_{SUB} = f_X/4$ | | | |

Note: SSR3 is cleared only by a RESET input. SSR3 will not be cleared by a STOPC input during stop mode, and will retain its value. SSR3 will also not be cleared upon entering stop mode.

Figure 91 System Clock Select Register (SSR)

DTMF Output: The sine waves of the row-group and column-group are individually converted in the D/A conversion circuit which provides a high-precision ladder resistance. The DTMF output pins (TONER, TONEC) transmit the sine waves of the row-group and column-group, respectively.

Figure 92 shows the tone output equivalent circuit. Figure 93 shows the output waveform. One cycle of this wave consists of 32 slots. Therefore, the output waveform is stable with little distortion. Table 30 lists the frequency deviation of the MCU from standard DTMF signals.

Table 30 Frequency Deviation of the MCU from Standard DTMF

| | Standard DTMF (Hz) | MCU (Hz) | Deviation from Standard (%) |
|----|--------------------|----------|-----------------------------|
| R1 | 697 | 694.44 | -0.37 |
| R2 | 770 | 769.23 | -0.10 |
| R3 | 852 | 851.06 | -0.11 |
| R4 | 941 | 938.97 | -0.22 |
| C1 | 1,209 | 1,212.12 | 0.26 |
| C2 | 1,336 | 1,333.33 | -0.20 |
| C3 | 1,477 | 1,481.48 | 0.30 |
| C4 | 1,633 | 1,639.34 | 0.39 |

Note: This frequency deviation value does not include the frequency deviation due to the oscillator element. Also note that in this case the ratio of the high level and low level widths in the oscillator waveform due to the oscillator element will be 50%:50%.




Figure 92 Tone Output Equivalent Circuit




Figure 93 Waveform of Tone Output



LCD Controller/Driver

The MCU has an LCD controller and driver which drive 4 common signal pins and 52 segment pins. The controller consists of a RAM area in which display data is stored, a display control register (LCR: \$01B), and a duty-cycle/clock-control register (LMR: \$01C) (figure 94).

Four duty cycles and the LCD clock are programmable, and a built-in dual-port RAM ensures that display data can be automatically transmitted to the segment signal pins without program intervention. If a 32-kHz oscillation clock is selected as the LCD clock source, the LCD can even be used in watch mode, in which the system clock stops.




Figure 94 Block Diagram of Liquid Crystal Display Control System

LCD Data Area and Segment Data (\$050–\$083): As shown in figure 95, each bit of the storage area corresponds to one of four duty cycles. If data is written to an area corresponding to a certain duty cycle, it is automatically output to the corresponding segments as display data.

| RAM address | Bit 3 | Bit 2 | Bit 1 | Bit 0 | RAM address | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|----------------|-------|-------|-------|-------|----------------|-------|-------|-------|-------|
| \$050 | SEG1 | SEG1 | SEG1 | SEG1 | \$06A | SEG27 | SEG27 | SEG27 | SEG27 |
| \$051 | SEG2 | SEG2 | SEG2 | SEG2 | \$06B | SEG28 | SEG28 | SEG28 | SEG28 |
| \$052 | SEG3 | SEG3 | SEG3 | SEG3 | \$06C | SEG29 | SEG29 | SEG29 | SEG29 |
| \$053 | SEG4 | SEG4 | SEG4 | SEG4 | \$06D | SEG30 | SEG30 | SEG30 | SEG30 |
| \$054 | SEG5 | SEG5 | SEG5 | SEG5 | \$06E | SEG31 | SEG31 | SEG31 | SEG31 |
| \$055 | SEG6 | SEG6 | SEG6 | SEG6 | \$06F | SEG32 | SEG32 | SEG32 | SEG32 |
| \$056 | SEG7 | SEG7 | SEG7 | SEG7 | \$070 | SEG33 | SEG33 | SEG33 | SEG33 |
| \$057 | SEG8 | SEG8 | SEG8 | SEG8 | \$071 | SEG34 | SEG34 | SEG34 | SEG34 |
| \$058 | SEG9 | SEG9 | SEG9 | SEG9 | \$072 | SEG35 | SEG35 | SEG35 | SEG35 |
| \$059 | SEG10 | SEG10 | SEG10 | SEG10 | \$073 | SEG36 | SEG36 | SEG36 | SEG36 |
| \$05A | SEG11 | SEG11 | SEG11 | SEG11 | \$074 | SEG37 | SEG37 | SEG37 | SEG37 |
| \$05B | SEG12 | SEG12 | SEG12 | SEG12 | \$075 | SEG38 | SEG38 | SEG38 | SEG38 |
| \$05C | SEG13 | SEG13 | SEG13 | SEG13 | \$076 | SEG39 | SEG39 | SEG39 | SEG39 |
| \$05D | SEG14 | SEG14 | SEG14 | SEG14 | \$077 | SEG40 | SEG40 | SEG40 | SEG40 |
| \$05E | SEG15 | SEG15 | SEG15 | SEG15 | \$078 | SEG41 | SEG41 | SEG41 | SEG41 |
| \$05F | SEG16 | SEG16 | SEG16 | SEG16 | \$079 | SEG42 | SEG42 | SEG42 | SEG42 |
| \$060 | SEG17 | SEG17 | SEG17 | SEG17 | \$07A | SEG43 | SEG43 | SEG43 | SEG43 |
| \$061 | SEG18 | SEG18 | SEG18 | SEG18 | \$07B | SEG44 | SEG44 | SEG44 | SEG44 |
| \$062 | SEG19 | SEG19 | SEG19 | SEG19 | \$07C | SEG45 | SEG45 | SEG45 | SEG45 |
| \$063 | SEG20 | SEG20 | SEG20 | SEG20 | \$07D | SEG46 | SEG46 | SEG46 | SEG46 |
| \$064 | SEG21 | SEG21 | SEG21 | SEG21 | \$07E | SEG47 | SEG47 | SEG47 | SEG47 |
| \$065 | SEG22 | SEG22 | SEG22 | SEG22 | \$07F | SEG48 | SEG48 | SEG48 | SEG48 |
| \$066 | SEG23 | SEG23 | SEG23 | SEG23 | \$080 | SEG49 | SEG49 | SEG49 | SEG49 |
| \$067 | SEG24 | SEG24 | SEG24 | SEG24 | \$081 | SEG50 | SEG50 | SEG50 | SEG50 |
| \$068 | SEG25 | SEG25 | SEG25 | SEG25 | \$082 | SEG51 | SEG51 | SEG51 | SEG51 |
| \$069 | SEG26 | SEG26 | SEG26 | SEG26 | \$083 | SEG52 | SEG52 | SEG52 | SEG52 |
| | COM4 | COM3 | COM2 | COM1 | • | COM4 | COM3 | COM2 | COM1 |

Figure 95 Configuration of LCD RAM Area (for Dual-Port RAM)

LCD Control Register (LCR: \$01B): Three-bit write-only register which controls LCD blanking, on/off switching of the liquid-crystal display's power supply division resistor, and display in watch and subactive modes, as shown in figure 96.

• Blank/display

Blank: Segment signals are turned off, regardless of LCD RAM data setting.

Display: LCD RAM data is output as segment signals.

Power switch on/off

Off: The power switch is off.

On: The power switch is on and V1 is V_{CC} .

Watch/subactive mode display

Off: In watch and subactive modes, all common and segment pins are grounded and the liquid-crystal power switch is turned off.

On: In watch and subactive modes, LCD RAM data is output as segment signals.




Figure 96 LCD Control Register (LCR)

LCD Duty-Cycle/Clock Control Register (LMR: \$01C): Four-bit write-only register which selects the display duty cycle and LCD clock source, as shown in figure 97. The dependence of frame frequency on duty cycle is listed in table 31.

| Bit 3 2 1 0 Initial value 0 0 0 0 Read/Write W W W W Bit name LMR3 LMR2 LMR1 LMR0 LMR3 LMR2 Input clock source selection 0 CL0 (32.768-kHz × duty/64: when 32.768-kHz oscillation is used) 0 0 1/4 duty | |
|---|--------------|
| Read/Write W W W W Bit name LMR3 LMR2 LMR1 LMR0 LMR3 LMR2 Input clock source selection 0 0 CL0 (32.768-kHz × duty/64: when 32.768-kHz oscillation is used) | 3it |
| Bit name LMR3 LMR2 LMR1 LMR0 LMR3 LMR2 Input clock source selection LMR1 LMR0 Duty cycle selectio 0 0 CL0 (32.768-kHz × duty/64: when 32.768-kHz oscillation is used) | nitial value |
| LMR3 LMR2 Input clock source selection 0 CL0 (32.768-kHz × duty/64: when 32.768-kHz oscillation is used) LMR1 LMR0 Duty cycle selection 0 0 1/4 duty | Read/Write |
| 0 | 3it name |
| 32 768-kHz oscillation is used) | LMR3 L |
| 32.768-kHz oscillation is used) | 0 |
| 0 1 1/3 duty | |
| 0 1 CL1 (fosc × duty cycle/1024) 1 0 1/2 duty | 0 |
| 1 0 CL2 (f _{OSC} × duty cycle/8192) 1 1 Static | |
| 1 1 CL3 (refer to table 31) | 1 |

Figure 97 LCD Duty-Cycle/Clock Control Register (LMR)

SOOK CX

Table 31 LCD Frame Frequencies for Different Duty Cycles

| | | _ |
|-----------|---------|----------|
| Frame | Eroai | IDNCIDE |
| i i aiiie | I I CYL | iciicica |

| Duty Cycle | LMR3 | LMR2 | | f _{OSC} = 400 kHz | f _{OSC} = 800 kHZ | f _{OSC} = 2 MHz | f _{OSC} = 4 MHz | | | | | | |
|------------|------|------|------|-------------------------------|-------------------------------|-----------------------------|-----------------------------|--|--|--|--|--|--|
| Static | 0 | 0 | CL0 | | 5 | 12 Hz | | | | | | | |
| | | 1 | CL1 | 390.6 Hz | 781.3 Hz | 1953 Hz | 3906 Hz | | | | | | |
| | 1 | 0 | CL2 | 48.8 Hz | 97.7 Hz | 244.1 Hz | 488.3 Hz | | | | | | |
| | | 1 | CL3* | 24.4 Hz | 48.8 Hz | 122.1 Hz | 244.1 Hz | | | | | | |
| | | | | | (| 64 Hz | | | | | | | |
| 1/2 | 0 | 0 | CL0 | 256 Hz | | | | | | | | | |
| | | 1 | CL1 | 195.3 Hz | 390.6 Hz | 976.6 Hz | 1953 Hz | | | | | | |
| | 1 | 0 | CL2 | 24.4 Hz | 48.8 Hz | 122.1 Hz | 244.1 Hz | | | | | | |
| | | 1 | CL3* | 12.2 Hz | 24.4 Hz | 61 Hz | 122.1 Hz | | | | | | |
| | | | | | ; | 32 Hz | | | | | | | |
| 1/3 | 0 | 0 | CL0 | | 17 | 70.7 Hz | | | | | | | |
| | | 1 | CL1 | 130.2 Hz | 260.4 Hz | 651 Hz | 1302 Hz | | | | | | |
| | 1 | 0 | CL2 | 16.3 Hz | 32.6 Hz | 81.4 Hz | 162.8 Hz | | | | | | |
| | | 1 | CL3* | 8.1 Hz | 16.3 Hz | 40.7 Hz | 81.4 Hz | | | | | | |
| | | | 4 | | 2 | 1.3 Hz | | | | | | | |
| 1/4 | 0 | 0 | CL0 | | 1 | 28 Hz | | | | | | | |
| | | 1 | CL1 | 97.7 Hz | 195.3 Hz | 488.3 Hz | 976.6 Hz | | | | | | |
| | 1 | 0 | CL2 | 12.2 Hz | 24.4 Hz | 61 Hz | 122.1 Hz | | | | | | |
| | | 1 | CL3* | 6.1 Hz | 12.2 Hz | 30.5 Hz | 61 Hz | | | | | | |
| | | | | | | 16 Hz | | | | | | | |

Note: * The division ratio depends on the value of bit 3 of timer mode register A (TMA).

Upper value: When TMA3 = 0, CL3 = $f_{OSC} \times duty \ cycle/16384$. Lower value: When TMA3 = 1, CL3 = 32.768 kHz $\times duty \ cycle/512$. **LCD Output Register 1 (LOR1: \$01D):** Write-only register used to specify ports R3₀–R3₃ as pins SEG1–SEG4 by individual pins (figure 98).




Figure 98 LCD Output Register 1 (LOR1)

LCD Output Register 2 (LOR2: \$01E): Write-only register used to specify ports R4₀–R4₃ as pins SEG5–SEG8 by individual pins (figure 99).

| Bit | 3 | 2 | 1 | 0 | |
|---------------|------------------------------|------------|--------|--------------|--------------------------------------|
| Initial value | 9 0 | 0 | 0 | 0 | |
| Read/Write | W | W | W | W | CX |
| Bit name | LOR23 | LOR22 | LOR21 | LOR20 | |
| LOR23 | R4 ₃ /SEG8 m | node selec | tion | LOR21 | R4 ₁ /SEG6 mode selection |
| LOR23 | R4 ₃ /SEG8 m | node selec | tion | LOR21 | R4 ₁ /SEG6 mode selection |
| LOR23 | R4₃/SEG8 m | node selec | tion | LOR21 | R4 ₁ |
| | | node selec | tion . | | |
| 0 | R4 ₃ | | · | 0 | R4 ₁ |
| 0 | R4 ₃ SEG8 | | · | 0 | R4 ₁ SEG6 |

Figure 99 LCD Output Register 2 (LOR2)

LCD Output Register 3 (LOR3: \$01F): Write-only register used to specify ports R5–R7 as pins SEG9–SEG20 in 4-pin units (figure 100).

| LCD outpu | ut register 3 | (LOR3: \$0 | 1F) | | | |
|---------------|----------------------------------|-------------------------|-----------|----------|-------|---|
| Bit | 3 | 2 | 1 | 0 | | |
| Initial value | e | 0 | 0 | 0 | | |
| Read/Write | e | W | W | W | | |
| Bit name | Not use | d LOR32 | LOR31 | LOR30 | | |
| | | | | | | |
| LOR32 | R7 ₀ /SEG17 | 7-R7 ₃ /SEG2 | 0 mode se | election | LOR30 | R5 ₀ /SEG9–R5 ₃ /SEG12 mode selection |
| 0 | R7 ₀ -R7 ₃ | | | | 0 | R5 ₀ -R5 ₃ |
| 1 | SEG17-SE | G20 | | | 1 | SEG9-SEG12 |
| | | | | | | |
| LOR31 | R6 ₀ /SEG13 | 3-R6 ₃ /SEG1 | 6 mode se | election | | |
| 0 | R6 ₀ -R6 ₃ | | | | | |
| 1 | SEG13-SE | G16 | | | | |
| 1 | | | | | | |

Figure 100 LCD Output Register 3 (LOR3)

Large Liquid-Crystal Panel Drive and V_{LCD}: To drive a large-capacity LCD, decrease the resistance of the built-in division resistors by attaching external resistors in parallel, as shown in figure 101.

The size of these resistors cannot be simply calculated from the LCD load capacitance because the matrix configuration of the LCD complicates the paths of charge/discharge currents flowing through the capacitors—the resistance will also vary with lighting conditions. This size must be determined by trial-and-error, taking into account the power dissipation of the device using the LCD, but a resistance of 1 to 10 $k\Omega$ would usually be suitable. (Another effective method is to attach capacitors of 0.1 to 0.3 μ F.)

Always turn off the power switch (set bit 1 of the LCR to 0) before changing the liquid-crystal drive voltage (V_{LCD}).




Figure 101 LCD Connection Examples

ZTATTM Microcomputer with Built-in programmable ROM

Programming of Built-in programmable ROM

The MCU can stop its function as an MCU in PROM mode for programming the built-in PROM.

PROM mode is set up by setting the \overline{TEST} , \overline{M}_0 , and \overline{M}_1 terminals to "Low" level and the RESET terminal to "High" level.

Writing and reading specifications of the PROM are the same as those for the commercial EPROM27256. Using a socket adapter for specific use of each product, programming is possible with a general-purpose PROM writer.

Since an instruction of the HMCS400 series is 10 bits long, a conversion circuit is incorporated to adapt the general-purpose PROM writer. This circuit splits each instruction into five lower bits and five higher bits to write from or read to two addresses. This enables use of a general-purpose PROM. For instance, to write to a 16kword of built-in PROM with a general-purpose PROM writer, specify 32kbyte address (\$0000-\$7FFF).

Notes:

- 1. When programming with a PROM writer, set up each ROM size to the address given in table b. If it is programmed erroneously to an address given in Table 33 or later, check of writing of PROM may become impossible. Particularly, caution should be exercised in the case of a plastic package since reprogramming is impossible with it. Set the data in unused addresses to \$FF.
- 2. If the indexes of the PROM writer socket, socket adapter and product are not aligned precisely, the product may break down due to overcurrent. Be sure to check that they are properly set to the writer before starting the writing process.
- 3. Two levels of program voltages (V_{PP}) are available for the PROM: 12.5 V and 21 V. Our product employs a V_{PP} of 12.5 V. If a voltage of 21 V is applied, permanent breakdown of the product will result. The V_{PP} of 12.5 V is obtained for the PROM writer by setting it according to the Intel 27258 specifications.

Writing/verification

Programming of the built-in program ROM employs a high speed programming method. With this method, high speed writing is effected without voltage stress to the device or without damaging the reliability of the written data.

For precautions for PROM writing procedure, refer to section 2, "Characteristics of ZTATTM Microcomputer's Built-in Programmable ROM and precautions for its Applications."

Table 32 Selection of Mode

| Mode | CE | ŌE | V_{PP} | O ₀ -O ₇ |
|----------------------------|--------|--------|-----------------|--------------------------------|
| Writing | "Low" | "High" | V_{PP} | Data input |
| Verification | "High" | "Low" | V_{PP} | Data output |
| Prohibition of programming | "High" | "High" | V _{PP} | High impedance |

Table 33 PROM Writer Program Address

| ROM size | Address |
|----------|---------------|
| 8k | \$0000~\$3FFF |
| 12k | \$0000~\$5FFF |
| 16k | \$0000~\$7FFF |
| | |



Programmable ROM (HD4074629)

The HD4074629 is a $ZTAT^{TM}$ microcomputer with built-in PROM that can be programmed in PROM mode.

PROM Mode Pin Description

| Pin No. | | MCU Mod | le | PROM Mo | de | Pin No. | | MCU Mode | | PROM M | ode |
|---------------------|---------|------------------|-----|-----------------|----------|---------------------|---------|-----------------------------------|-----|-----------------|-----|
| FP-100B TFP-100B | FP-100A | Pin Name | I/O | Pin Name | I/O | FP-100B TFP-100B | FP-100A | Pin Name | I/O | Pin Name | I/O |
| 1 | 3 | AV _{CC} | | V _{cc} | | 24 | 26 | D ₁₀ /STOPC | I/O | A ₉ | I |
| 2 | 4 | AN_0 | 1 | | | 25 | 27 | D_{11}/\overline{INT}_0 | I/O | V_{PP} | |
| 3 | 5 | AN_1 | 1 | | | 26 | 28 | $R0_0/\overline{INT}_1$ | I/O | GND | |
| 4 | 6 | AN_2 | I | | | 27 | 29 | R0 ₁ /INT ₂ | I/O | GND | |
| 5 | 7 | AN ₃ | | | | 28 | 30 | R0 ₂ /INT ₃ | I/O | | |
| 6 | 8 | AV _{SS} | 1 | GND | | 29 | 31 | R0 ₃ /INT ₄ | I/O | | |
| 7 | 9 | TEST | NI/ | GND | | 30 | 32 | R1 ₀ /TOB | I/O | A ₅ | 1 |
| 8 | 10 | OSC ₁ | I N | V _{cc} | | 31 | 33 | R1₁/TOC | I/O | A ₆ | ı |
| 9 | 11 | OSC ₂ | 0 | | | 32 | 34 | R1 ₂ /TOD | I/O | A ₇ | 1 |
| 10 | 12 | RESET | I | V _{cc} | | 33 | 35 | R1 ₃ /EVNB | I/O | A ₈ | 1 |
| 11 | 13 | X1 | I | GND | \wedge | 34 | 36 | R2 ₀ /EVND | I/O | A ₀ | ı |
| 12 | 14 | X2 | 0 | | | 35 | 37 | R2 ₁ /SCK | I/O | A ₁₀ | 1 |
| 13 | 15 | GND | | GND | | 36 | 38 | R2 ₂ /SI | I/O | A ₁₁ | 1 |
| 14 | 16 | D ₀ | I/O | CE | I | 37 | 39 | R2 ₃ /SO | I/O | A ₁₂ | ı |
| 15 | 17 | D ₁ | I/O | ŌĒ | I | 38 | 40 | R3 ₀ /SEG1 | I/O | A ₁₃ | 1 |
| 16 | 18 | D ₂ | I/O | V _{cc} | | 39 | 41 | R3 ₁ /SEG2 | I/O | A ₁₄ | I |
| 17 | 19 | D ₃ | I/O | V _{cc} | | 40 | 42 | R3 ₂ /SEG3 | I/O | O ₀ | I/O |
| 18 | 20 | D ₄ | I/O | | | 41 | 43 | R3 ₃ /SEG4 | I/O | O ₁ | I/O |
| 19 | 21 | D ₅ | I/O | | | 42 | 44 | R4 ₀ /SEG5 | I/O | O ₂ | I/O |
| 20 | 22 | D ₆ | I/O | | | 43 | 45 | R4 ₁ /SEG6 | I/O | O ₃ | I/O |
| 21 | 23 | D ₇ | I/O | | | 44 | 46 | R4 ₂ /SEG7 | I/O | O ₄ | I/O |
| 22 | 24 | D ₈ | I/O | | | 45 | 47 | R4 ₃ /SEG8 | I/O | O ₅ | I/O |
| 23 | 25 | D ₉ | I/O | | | 46 | 48 | R5 ₀ /SEG9 | I/O | O ₆ | I/O |

Notes on next page.

PROM Mode Pin Description (cont)

| Pin No. | | MCU Mode | | PROM Mod | е | Pin No. | | MCU Mode | | PROM Mod | le |
|---------------------|---------|------------------------|-----|-----------------|-----|---------------------|---------|-----------------|-----|-----------------|-----|
| FP-100B TFP-100B | FP-100A | Pin Name | I/O | Pin Name | I/O | FP-100B TFP-100B | FP-100A | Pin Name | I/O | Pin Name | I/O |
| 47 | 49 | R5 ₁ /SEG10 | I/O | O ₇ | I/O | 74 | 76 | SEG37 | 0 | | |
| 48 | 50 | R5 ₂ /SEG11 | I/O | O ₄ | I/O | 75 | 77 | SEG38 | 0 | | |
| 49 | 51 | R5 ₃ /SEG12 | I/O | O ₃ | I/O | 76 | 78 | SEG39 | 0 | | |
| 50 | 52 | R6 ₀ /SEG13 | I/O | O ₂ | I/O | 77 | 79 | SEG40 | 0 | | |
| 51 | 53 | R6 ₁ /SEG14 | I/O | O ₁ | I/O | 78 | 80 | SEG41 | 0 | | |
| 52 | 54 | R6 ₂ /SEG15 | I/O | O ₀ | I/O | 79 | 81 | SEG42 | 0 | | |
| 53 | 55 | R6 ₃ /SEG16 | I/O | V _{cc} | | 80 | 82 | SEG43 | 0 | | |
| 54 | 56 | R7 ₀ /SEG17 | I/O | A ₁ | I | 81 | 83 | SEG44 | 0 | | |
| 55 | 57 | R7 ₁ /SEG18 | I/O | A_2 | I | 82 | 84 | SEG45 | 0 | | |
| 56 | 58 | R7 ₂ /SEG19 | I/O | A ₃ | I | 83 | 85 | SEG46 | 0 | | |
| 57 | 59 | R7 ₃ /SEG20 | I/O | A ₄ | I | 84 | 86 | SEG47 | 0 | | |
| 58 | 60 | SEG21 | 0 | | | 85 | 87 | SEG48 | 0 | | |
| 59 | 61 | SEG22 | 0 | | | 86 | 88 | SEG49 | 0 | | |
| 60 | 62 | SEG23 | 0 | | | 87 | 89 | SEG50 | 0 | | |
| 61 | 63 | SEG24 | 0 | | | 88 | 90 | SEG51 | 0 | | |
| 62 | 64 | SEG25 | 0 | | | 89 | 91 | SEG52 | 0 | | |
| 63 | 65 | SEG26 | 0 | | | 90 | 92 | COM1 | 0 | | |
| 64 | 66 | SEG27 | 0 | | | 91 | 93 | COM2 | 0 | | |
| 65 | 67 | SEG28 | 0 | | | 92 | 94 | COM3 | 0 | | |
| 66 | 68 | SEG29 | 0 | | | 93 | 95 | COM4 | 0 | | |
| 67 | 69 | SEG30 | 0 | | | 94 | 96 | V ₁ | | | |
| 68 | 70 | SEG31 | 0 | | | 95 | 97 | V_2 | | | |
| 69 | 71 | SEG32 | 0 | | | 96 | 98 | V ₃ | | | |
| 70 | 72 | SEG33 | 0 | | | 97 | 99 | V _{cc} | | V _{CC} | |
| 71 | 73 | SEG34 | 0 | | | 98 | 100 | TONEC | 0 | | |
| 72 | 74 | SEG35 | 0 | | | 99 | 1 | TONER | 0 | | |
| 73 | 75 | SEG36 | 0 | | | 100 | 2 | VT_{ref} | | | |

Notes: 1. I/O: Input/output pin, I: Input pin, O: Output pin

2. Each of ${\rm O_0-O_4}$ has two pins; before using, each pair must be connected together.

PROM Mode Pin Functions

V_{PP}: Applies the programming voltage (12.5 V \pm 0.3 V) to the built-in PROM.

CE: Inputs a control signal to enable PROM programming and verification.

OE: Inputs a data output control signal for verification.

A₀-A₁₄: Act as address input pins of the built-in PROM.

 O_0 - O_7 : Act as data bus input pins of the built-in PROM. Each of O_0 - O_4 has two pins; before using these pins, connect each pair together.

 $\overline{M_0}$, $\overline{M_1}$, RESET, \overline{TEST} : Used to set PROM mode. The MCU is set to the PROM mode by pulling $\overline{M_0}$, $\overline{M_1}$, and \overline{TEST} low, and RESET high.

Other Pins (FP-100B/FP-100A): Connect pins 1/3 (AV_{CC}), 8/10 (OSC₁), 16/18 (D₂), 17/19 (D₃), 53/55 (R6₃/SEG16), and 97/99 (V_{CC}) to V_{CC}, and pins 6/8 (AV_{SS}) and 11/13 (X1) to GND. Leave other pins open.




Figure 102 Memory Map in PROM Mode




Figure 103 Flowchart of High-Speed Programming

Programming Electrical Characteristics

DC Characteristics (V_{CC} = 6.0 V \pm 0.25 V, V_{PP} = 12.5 V \pm 0.3 V, T_a = 25°C \pm 5°C, unless otherwise specified)

| Item | Symbol | Pin(s) | Min | Тур | Max | Unit | Test Condition |
|---------------------------|-----------------|--|------|-----|-----------------------|------|--------------------------------|
| Input high voltage level | V_{IH} | $\frac{O_0-O_7}{OE}$, $\frac{A_0-A_{14}}{CE}$ | 2.2 | _ | V _{CC} + 0.3 | V | |
| Input low voltage level | V _{IL} | $\frac{O_0 - O_7}{OE}$, $\frac{A_0 - A_{14}}{CE}$ | -0.3 | _ | 0.8 | V | |
| Output high voltage level | V _{OH} | O ₀ -O ₇ | 2.4 | _ | _ | V | I _{OH} = -200 μA |
| Output low voltage level | V _{OL} | O ₀ -O ₇ | _ | _ | 0.4 | V | I _{OL} = 1.6 mA |
| Input leakage current | 1 _ | $\frac{O_0 - O_7}{OE}$, $A_0 - A_{14}$, | _ | _ | 2 | μΑ | V _{in} = 5.25 V/0.5 V |
| V _{CC} current | I _{CC} | | _ | _ | 30 | mA | |
| V _{PP} current | I_{PP} | | _ | _ | 40 | mA | |

AC Characteristics ($V_{CC} = 6.0 \text{ V} \pm 0.25 \text{ V}$, $V_{PP} = 12.5 \text{ V} \pm 0.3 \text{ V}$, $T_a = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$, unless otherwise specified)

| Item | Symbol | Min | Тур | Max | Unit | Test Condition |
|---------------------------------------|------------------|------|---------|----------|------|-----------------------|
| Address setup time | t _{AS} | 2 | <u></u> | _ | μs | See figure 108 |
| OE setup time | t _{OES} | 2 | | _ | μs | - |
| Data setup time | t _{DS} | 2 | - (| _ | μs | - |
| Address hold time | t _{AH} | 0 | _ | 1 | μs | - |
| Data hold time | t _{DH} | 2 | _ | -/ | μs | - |
| Data output disable time | t _{DF} | _ | _ | 130 | ns | - |
| V _{PP} setup time | t _{VPS} | 2 | _ | _ | μs | - |
| Program pulse width | t _{PW} | 0.95 | 1.0 | 1.05 | ms | - |
| CE pulse width during overprogramming | t _{OPW} | 2.85 | _ | 78.75 | ms | - |
| V _{CC} setup time | t _{VCS} | 2 | _ | _ | μs | - |
| Data output delay time | t _{OE} | 0 | _ | 500 | ns | |




Figure 104 PROM Programming/Verification Timing

TOOK CX

Notes on PROM Programming

Principles of Programming/Erasure: A memory cell in a ZTATTM microcomputer is the same as an EPROM cell; it is programmed by applying a high voltage between its control gate and drain to inject hot electrons into its floating gate. These electrons are stable, surrounded by an energy barrier formed by an SiO₂ film. The change in threshold voltage of a memory cell with a charged floating gate makes the corresponding bit appear as 0; a cell whose floating gate is not charged appears as a 1 bit (figure 105).

The charge in a memory cell may decrease with time. This decrease is usually due to one of the following causes:

- Ultraviolet light excites electrons, allowing them to escape. This effect is the basis of the erasure principle.
- Heat excites trapped electrons, allowing them to escape.
- High voltages between the control gate and drain may erase electrons.

If the oxide film covering a floating gate is defective, the electron erasure rate will be greater. However, electron erasure does not often occur because defective devices are detected and removed at the testing stage.




Figure 105 Cross-Sections of a PROM Cell

PROM Programming: PROM memory cells must be programmed under specific voltage and timing conditions. The higher the programming voltage V_{PP} and the longer the programming pulse t_{PW} is applied, the more electrons are injected into the floating gates. However, if V_{PP} exceeds specifications, the pn junctions may be permanently damaged. Pay particular attention to overshooting in the PROM programmer. In addition, note that negative voltage noise will produce a parasitic transistor effect that may reduce breakdown voltages.

The ZTATTM microcomputer is electrically connected to the PROM programmer by a socket adapter. Therefore, note the following points:

- Check that the socket adapter is firmly mounted on the PROM programmer.
- Do not touch the socket adapter or the LSI during the programming. Touching them may affect the quality of the contacts, which will cause programming errors.

PROM Reliability after Programming: In general, semiconductor devices retain their reliability, provided that some initial defects can be excluded. These initial defects can be detected and rejected by screening. Baking devices under high-temperature conditions is one method of screening that can rapidly eliminate data-hold defects in memory cells. (Refer to the previous Principles of Programming/Erasure section.)

ZTATTM microcomputer devices are extremely reliable because they have been subjected to such a screening method during the wafer fabrication process, but Hitachi recommends that each device be exposed to 150°C at one atmosphere for at least 48 hours after it is programmed, to ensure its best performance. The recommended screening procedure is shown in figure 106.

Note: If programming errors occur continuously during PROM programming, suspend programming and check for problems in the PROM programmer or socket adapter. If programming verification indicates errors in programming or after high-temperature exposure, please inform Hitachi.




Figure 106 Recommended Screening Procedure

Addressing Modes

RAM Addressing Modes

The MCU has three RAM addressing modes, as shown in figure 107 and described below.

Register Indirect Addressing Mode: The contents of the W, X, and Y registers (10 bits in total) are used as a RAM address.

Direct Addressing Mode: A direct addressing instruction consists of two words. The first word contains the opcode, and the contents of the second word (10 bits) are used as a RAM address.

Memory Register Addressing Mode: The memory registers (MR), which are located in 16 addresses from \$040 to \$04F, are accessed with the LAMR and XMRA instructions.




Figure 107 RAM Addressing Modes

ROM Addressing Modes and the P Instruction

The MCU has four ROM addressing modes, as shown in figure 108 and described below.

Direct Addressing Mode: A program can branch to any address in the ROM memory space by executing the JMPL, BRL, or CALL instruction. Each of these instructions replaces the 14 program counter bits (PC₁₃–PC₀) with 14-bit immediate data.

Current Page Addressing Mode: The MCU has 64 pages of ROM with 256 words per page. A program can branch to any address in the current page by executing the BR instruction. This instruction replaces the eight low-order bits of the program counter (PC₇-PC₀) with eight-bit immediate data. If the BR instruction is on a page boundary (address 256n + 255), executing that instruction transfers the PC contents to the next physical page, as shown in figure 105. This means that the execution of the BR instruction on a page boundary will make the program branch to the next page.

Note that the HMCS400-series cross macroassembler has an automatic paging feature for ROM pages.

Zero-Page Addressing Mode: A program can branch to the zero-page subroutine area located at \$0000-\$003F by executing the CAL instruction. When the CAL instruction is executed, 6 bits of immediate data are placed in the six low-order bits of the program counter (PC₅-PC₀), and 0s are placed in the eight highorder bits (PC₁₃-PC₆).

Table Data Addressing Mode: A program can branch to an address determined by the contents of four-bit immediate data, the accumulator, and the B register by executing the TBR instruction.

P Instruction: ROM data addressed in table data addressing mode can be referenced with the P instruction as shown in figure 109. If bit 8 of the ROM data is 1, eight bits of ROM data are written to the accumulator and the B register. If bit 9 is 1, eight bits of ROM data are written to the R1 and R2 port output registers. If both bits 8 and 9 are 1, ROM data is written to the accumulator and the B register, and also to the R1 and R2 port output registers at the same time. 4CX

The P instruction has no effect on the program counter.




Figure 108 ROM Addressing Modes




Figure 109 P Instruction

O'CX




Figure 110 Branching when the Branch Destination is on a Page Boundary

OOLON

Worde/

Instruction Set

The MCU has 101 instructions, classified into the following 10 groups:

- Immediate instructions
- Register-to-register instructions
- RAM addressing instructions
- RAM register instructions
- Arithmetic instructions
- Compare instructions
- RAM bit manipulation instructions
- ROM addressing instructions
- Input/output instructions
- Control instructions

The functions of these instructions are listed in tables 34 to 43, and an opcode map is shown in table 44.

Table 34 Immediate Instructions

| Operation | Mnemonic | Op | era | tio | n C | ode | | | | | | Function | Status | Cycles |
|---|----------|----|-----|-----|---------------------|-----|---|----------------------------------|----------------------------------|----------------|----------------------------------|---|--------|--------|
| Load A from immediate | LAI i | 1 | 0 | 0 | 0 | 1 | 1 | i ₃ | i ₂ | i ₁ | i _o | $i \to A$ | | 1/1 |
| Load B from immediate | LBI i | 1 | 0 | 0 | 0 | 0 | 0 | i ₃ | i ₂ | i ₁ | i _o | $i \rightarrow B$ | | 1/1 |
| Load memory from immediate | LMID i,d | | | | 0 d ₆ | | | i ₃ d ₃ | i ₂ d ₂ | i₁ d₁ | i _o d _o | $i \rightarrow M$ | | 2/2 |
| Load memory from immediate, increment Y | LMIIY i | 1 | 0 | 1 | 0 | 0 | 1 | i ₃ | i ₂ | i ₁ | i _o | $i \rightarrow M,$ Y + 1 \rightarrow Y | NZ | 1/1 |

Table 35 Register-Register Instructions

| Operation | Mnemonic | 0 | per | atio | n C | ode | е | | | | | Function | Status | Words/ Cycles |
|----------------------|----------|---|--------|------|-----|-----|---|----|----------------|-----------------|-----------------------------|--------------------------------------|--------|------------------|
| Load A from B | LAB | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | $B\toA$ | | 1/1 |
| Load B from A | LBA | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | $A\toB$ | | 1/1 |
| Load A from W | LAW* | 0 | 1 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $W\toA$ | | 2/2* |
| Load A from Y | LAY | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | $Y\toA$ | | 1/1 |
| Load A from SPX | LASPX | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | $SPX \to A$ | | 1/1 |
| Load A from SPY | LASPY | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | $SPY \to A$ | | 1/1 |
| Load A from MR | LAMR m | 1 | 0 | 0 | 1 | 1 | 1 | m | ₃ m | ₂ m. | ₁ m ₀ | $MR\;(m)\toA$ | | 1/1 |
| Exchange MR and A | XMRA m | 1 | 0 | 1 | 1 | 1 | 1 | m; | ₃ m | ₂ m | ₁ m ₀ | $MR\ (m) \mathop{\leftrightarrow} A$ | | 1/1 |

Note: * Although the LAW and LWA instructions require an operand (\$000) in the second word, the assembler generates it automatically and thus there is no need to specify it explicitly.

LOOK CX



Table 36 RAM Address Instructions

| Operation | Mnemonic | O | pera | atio | n C | ode | е | | | | | Function | Status | Words/ Cycles |
|-------------------------------------|----------|---|------|------|-----|-----|---|----------------|----------------|----------------|----------------|--|--------|------------------|
| Load W from immediate | LWI i | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | i ₁ | \mathbf{i}_0 | $i \to W$ | | 1/1 |
| Load X from immediate | LXI i | 1 | 0 | 0 | 0 | 1 | 0 | i ₃ | i ₂ | i ₁ | i ₀ | $i \rightarrow X$ | | 1/1 |
| Load Y from immediate | LYI i | 1 | 0 | 0 | 0 | 0 | 1 | i ₃ | i ₂ | i ₁ | i ₀ | $i \rightarrow Y$ | | 1/1 |
| Load W from A | LWA | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | $A\toW$ | | 2/2* |
| Load X from A | LXA | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | $A\toX$ | | 1/1 |
| Load Y from A | LYA | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | $A\toY$ | | 1/1 |
| Increment Y | IY | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | $Y + 1 \rightarrow Y$ | NZ | 1/1 |
| Decrement Y | DY | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | $Y-1 \rightarrow Y$ | NB | 1/1 |
| Add A to Y | AYY | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | $Y + A \rightarrow Y$ | OVF | 1/1 |
| Subtract A from Y | SYY | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | $Y - A \rightarrow Y$ | NB | 1/1 |
| Exchange X and SPX | XSPX | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $X \leftrightarrow SPX$ | | 1/1 |
| Exchange Y and SPY | XSPY | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $Y \leftrightarrow SPY$ | | 1/1 |
| Exchange X and SPX, Y and SPY | XSPXY | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | $X \leftrightarrow SPX, Y \leftrightarrow SPY$ | | 1/1 |

Note: * Although the LAW and LWA instructions require an operand (\$000) in the second word, the assembler generates it automatically and thus there is no need to specify it explicitly.

Table 37 RAM Register Instructions

| Operation | Mnemonic | Oı | oera | atio | n C | ode | • | | | | | Function S | tatus | Words/ Cycles |
|--------------------|----------|---------------------|---------------------|------|---------------------|---------------------|---|---------------------|---------------------|---------------------|---------------------|--|-------|------------------|
| Load A from memory | LAM | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | $M\toA$ | | 1/1 |
| | LAMX | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | $\begin{array}{c} M \to A, \\ X \leftrightarrow SPX \end{array}$ | - | |
| | LAMY | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | $\begin{array}{c} M \to A, \\ Y \leftrightarrow SPY \end{array}$ | - | |
| | LAMXY | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | $\begin{array}{l} M \to A, \\ X \leftrightarrow SPX, \\ Y \leftrightarrow SPY \end{array}$ | - | |
| Load A from memory | LAMD d | 0 d ₉ | - | - | 0 d ₆ | - | - | 0 d ₃ | 0 d ₂ | - | 0 d ₀ | $M\toA$ | | 2/2 |
| Load B from memory | LBM | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | $M\toB$ | | 1/1 |
| | LBMX | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | $\begin{array}{l} M \to B, \\ X \leftrightarrow SPX \end{array}$ | _ | |
| | LBMY | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | $\begin{array}{l} M \to B, \\ Y \leftrightarrow SPY \end{array}$ | _ | |
| | LBMXY | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | $\begin{array}{l} M \to B, \\ X \leftrightarrow SPX, \\ Y \leftrightarrow SPY \end{array}$ | | |
| Load memory from A | LMA | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | $A \to M$ | | 1/1 |
| | LMAX | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | $\begin{array}{c} A \to M, \\ X \leftrightarrow SPX \end{array}$ | _ | |
| | LMAY | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | $\begin{array}{c} A \to M, \\ Y \leftrightarrow SPY \end{array}$ | | |
| | LMAXY | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | $\begin{array}{l} A \to M, \\ X \leftrightarrow SPX, \\ Y \leftrightarrow SPY \end{array}$ | | |
| Load memory from A | LMAD d | 0 d ₉ | 1 d ₈ | - | - | 0 d ₅ | | 0 d ₃ | - | 0 d ₁ | - | $A\toM$ | | 2/2 |

Table 37 RAM Register Instructions (cont)

| Operation | Mnemonic | Oı | oera | atio | n C | ode | • | | | | | Function | Status | Words/ Cycles |
|---------------------------------------|----------|----|---------------------|------|-----|-----|---|---------------------|---|---|---------------------|--|--------|------------------|
| Load memory from A, increment Y | LMAIY | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | $\begin{array}{c} A \to M, \\ Y + 1 \to Y \end{array}$ | NZ | 1/1 |
| | LMAIYX | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | $\begin{array}{l} A \to M, \\ Y + 1 \to Y, \\ X \leftrightarrow SPX \end{array}$ | | |
| Load memory from A, decrement Y | LMADY | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | $\begin{array}{c} A \rightarrow M, \\ Y - 1 \rightarrow Y \end{array}$ | NB | 1/1 |
| | LMADYX | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | $\begin{array}{l} A \to M, \\ Y - 1 \to Y, \\ X \leftrightarrow SPX \end{array}$ | | |
| Exchange memory and A | XMA | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $M \leftrightarrow A$ | | 1/1 |
| | XMAX | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $\begin{array}{l} M \leftrightarrow A, \\ X \leftrightarrow SPX \end{array}$ | | |
| | XMAY | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | $\begin{array}{c} M \leftrightarrow A, \\ Y \leftrightarrow SPY \end{array}$ | | |
| | XMAXY | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | $\begin{array}{l} M \leftrightarrow A, \\ X \leftrightarrow SPX, \\ Y \leftrightarrow SPY \end{array}$ | | |
| Exchange memory and A | XMAD d | | 1 d ₈ | | | | | 0 d ₃ | | | 0 d ₀ | $M \rightarrow A$ | | 2/2 |
| Exchange memory and B | XMB | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | $M \leftrightarrow B$ | | 1/1 |
| | XMBX | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | $\begin{matrix} M \leftrightarrow B, \\ X \leftrightarrow SPX \end{matrix}$ | | |
| | XMBY | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | $\begin{array}{l} M \leftrightarrow B, \\ Y \leftrightarrow SPY \end{array}$ | | |
| | XMBXY | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | $\begin{array}{l} M \leftrightarrow B, \\ X \leftrightarrow SPX, \\ Y \leftrightarrow SPY \end{array}$ | | |

Table 38 Arithmetic Instructions

| Operation | Mnemonic | Op | oera | atio | n C | ode | . | | | | | Function | Status | Words/ Cycles |
|-----------------------------------|----------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---|--------|------------------|
| Add immediate to A | Ali | 1 | 0 | 1 | 0 | 0 | 0 | i ₃ | i ₂ | i ₁ | i _o | $A+i\to A$ | OVF | 1/1 |
| Increment B | IB | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | $B + 1 \rightarrow B$ | NZ | 1/1 |
| Decrement B | DB | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | $B-1 \rightarrow B$ | NB | 1/1 |
| Decimal adjust for addition | DAA | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | | | 1/1 |
| Decimal adjust for subtraction | DAS | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | | | 1/1 |
| Negate A | NEGA | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | $\overline{A} + 1 \rightarrow A$ | | 1/1 |
| Complement B | COMB | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | $\overline{B} \to B$ | | 1/1 |
| Rotate right A with carry | ROTR | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | | | 1/1 |
| Rotate left A with carry | ROTL | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | | | 1/1 |
| Set carry | SEC | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | $1 \rightarrow CA$ | | 1/1 |
| Reset carry | REC | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | $0\toCA$ | | 1/1 |
| Test carry | TC | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | | CA | 1/1 |
| Add A to memory | AM | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | $M + A \rightarrow A$ | OVF | 1/1 |
| Add A to memory | AMD d | d_9 | 1 d ₈ | d_7 | d_6 | d_{5} | 0 d_4 | 1 d ₃ | d_2 | 0 d₁ | 0 d _o | $M + A \rightarrow A$ | OVF | 2/2 |
| Add A to memory with carry | AMC | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | $\begin{array}{c} M + A + C A \to \\ OVF \to C A \end{array}$ | A OVF | 1/1 |
| Add A to memory with carry | AMCD d | 0 d ₉ | 1 d ₈ | 0 d ₇ | 0 d ₆ | 0 d ₅ | 1 d ₄ | 1 d ₃ | 0 d ₂ | 0 d ₁ | 0 d _o | $\begin{array}{c} M + A + CA \to \\ OVF \to CA \end{array}$ | A OVF | 2/2 |
| Subtract A from memory with carry | SMC | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | $\begin{array}{c} M-A-\overline{CA} \to \\ NB\toCA \end{array}$ | A NB | 1/1 |
| Subtract A from memory with carry | SMCD d | 0 d ₉ | 1 d ₈ | | | | 1 d ₄ | 1 d ₃ | | 0 d ₁ | | $\begin{array}{c} M-A-\overline{CA} \to \\ NB \to CA \end{array}$ | A NB | 2/2 |
| OR A and B | OR | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | $A \cup B \to A$ | | 1/1 |

Table 38 Arithmetic Instructions (cont)

| AND memory with A OR memory ORM OR memory with A OR memory With A OR memory BORM OR memory or DRMD d d ₀ d ₈ d ₇ d ₆ d ₈ d ₄ d ₃ d ₂ d ₁ d ₀ A ∪ M → A NZ 1/1 NZ 1/1 AND memory with A NZ 1/1 AND memory DRMD d OR memory d ₀ | Operation | Mnemonic | Op | era | atio | n C | ode |) | | | | | Function | Status | Words/ Cycles |
|--|-----------|----------|----|-----|------|-----|-----|----------|---|---|---|----|-------------------------------------|--------|------------------|
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | ANM | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | $\overline{A \cap M \to A}$ | NZ | 1/1 |
| with A OR memory with A ORMD d O 1 0 0 0 0 1 1 0 0 0 A \cup M \rightarrow A NZ 2/2 with A C ORMD d O 0 0 0 1 1 1 0 0 A \cup M \rightarrow A NZ 1/1 EOR memory with A C ORMD d O 1 0 0 1 1 1 1 0 0 A \oplus M \rightarrow A NZ 1/1 with A C ORMD d O 1 0 0 0 1 1 1 1 0 0 A \oplus M \rightarrow A NZ 2/2 with A ORMD d O 1 0 0 0 1 1 1 1 0 0 A \oplus M \rightarrow A NZ 2/2 With A ORMD d O 1 0 0 0 1 1 1 0 0 A \oplus M \rightarrow A NZ 2/2 With A ORMD d O 1 0 0 0 1 1 1 0 0 0 A \oplus M \rightarrow A NZ 2/2 With A ORMD d O 1 0 0 0 1 1 1 1 0 0 0 A \oplus M \rightarrow A NZ 2/2 With A ORMD d O 1 0 0 0 1 1 1 1 0 0 0 A \oplus M \rightarrow A NZ 2/2 With A ORMD d O 1 0 0 0 0 1 1 1 1 0 0 0 A \oplus M \rightarrow A NZ 2/2 With A ORMD d O 1 0 0 0 0 1 1 1 1 0 0 0 A \oplus M \rightarrow A NZ 2/2 With A ORMD d O 1 0 0 0 0 1 1 1 1 0 0 0 A \oplus M \rightarrow A NZ 2/2 With A ORMD d O 1 0 0 0 0 1 1 1 1 0 0 0 A \oplus M \rightarrow A NZ 2/2 With A ORMD d O 1 0 0 0 0 1 1 1 1 0 0 0 A \oplus M \rightarrow A NZ 2/2 With A ORMD d O 1 0 0 0 0 1 1 1 1 0 0 0 A \oplus M \rightarrow A NZ 2/2 With A ORMD d O 1 0 0 0 0 1 1 1 1 0 0 0 A \oplus M \rightarrow A NZ 2/2 With A ORMD d O 1 0 0 0 0 1 1 1 1 0 0 0 A \oplus M \rightarrow A NZ 2/2 With A ORMD d O 1 0 0 0 0 1 1 1 1 0 0 0 A \oplus M \rightarrow A \oplus M \rightarrow A NZ 2/2 With A ORMD d O 1 0 0 0 0 1 1 1 1 0 0 0 A \oplus M \rightarrow A \oplus M \rightarrow A NZ 2/2 With A ORMD d O 1 0 0 0 0 1 1 1 1 0 0 0 A \oplus M \rightarrow | | ANMD d | - | | | | | | | | | - | $A \cap M \to A$ | NZ | 2/2 |
| with A $d_9 \ d_8 \ d_7 \ d_6 \ d_5 \ d_4 \ d_3 \ d_2 \ d_1 \ d_0$ EOR memory EORM 0 0 0 0 1 1 1 1 0 0 0 $A \oplus M \to A$ NZ 1/1 with A EOR memory EORMD d 0 1 0 0 0 1 1 1 1 0 0 $A \oplus M \to A$ NZ 2/2 with A $A \oplus M \to A$ NZ 2/2 | | ORM | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | $A \cup M \to A$ | NZ | 1/1 |
| with A EOR memory EORMD d | • | ORMD d | | | | | | | | - | | - | $A \cup M \to A$ | NZ | 2/2 |
| with A $d_9 \ d_8 \ d_7 \ d_6 \ d_5 \ d_4 \ d_3 \ d_2 \ d_1 \ d_0$ | | EORM | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | $A \oplus M \mathop{\rightarrow} A$ | NZ | 1/1 |
| | | EORMD d | | | | | | | | - | | | $A \oplus M \mathop{\rightarrow} A$ | NZ | 2/2 |
| | | | | | | | | | | C | | 7/ | | | |

Table 39 Compare Instructions

| Operation | Mnemonic | Ope | ratio | n C | ode |) | | | | | Function | Status | Words/ Cycles |
|---|------------|-----|--------------------------------------|---------------------|---------------------|---------------------|----------------------------------|-------------------------------|---------------------|-------------------------------|----------|--------|------------------|
| Immediate not equal to memory | INEM i | | 0 | | | | i ₃ | i ₂ | i ₁ | i _o | i ≠ M | NZ | 1/1 |
| Immediate not equal to memory | INEMD i, d | | l 0 d ₈ d ₇ | 0 d ₆ | | | i ₃ d ₃ | | | | i ≠ M | NZ | 2/2 |
| A not equal to memory | ANEM | 0 (| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | A ≠ M | NZ | 1/1 |
| A not equal to memory | ANEMD d | - | 0 d ₈ d ₇ | - | | | 0 d ₃ | 1 d ₂ | 0 d ₁ | 0 d ₀ | A ≠ M | NZ | 2/2 |
| B not equal to memory | BNEM | 0 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | B≠M | NZ | 1/1 |
| Y not equal to immediate | YNEI i | 0 (| 0 0 | 1 | 1 | 1 | i ₃ | i ₂ | i ₁ | i ₀ | Y≠i | NZ | 1/1 |
| Immediate less or equal to memory | ILEM i | 0 (| 0 | 0 | 1 | 1 | i ₃ | i ₂ | i ₁ | i ₀ | i≤M | NB | 1/1 |
| Immediate less or equal to memory | ILEMD i, d | | l 0 d ₈ d ₇ | | 1 d ₅ | | i ₃ d ₃ | i ₂ d ₂ | | i ₀ d ₀ | i≤M | NB | 2/2 |
| A less or equal to memory | ALEM | 0 (| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | A ≤ M | NB | 1/1 |
| A less or equal to memory | ALEMD d | - | l 0 d ₈ d ₇ | 0 d ₆ | | 1 d ₄ | 0 d ₃ | 1 d ₂ | 0 d ₁ | 0 d ₀ | A ≤ M | NB | 2/2 |
| B less or equal to memory | BLEM | 0 (|) 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | B≤M | NB | 1/1 |
| A less or equal to immediate | ALEI i | 1 (|) 1 | 0 | 1 | 1 | i ₃ | i ₂ | i ₁ | i _o | A ≤ i | NB | 1/1 |

Table 40 RAM Bit Manipulation Instructions

| Operation | Mnemonic | Operation Code | Function Status | Words/ Cycles |
|------------------|----------|---|-----------------------|------------------|
| Set memory bit | SEM n | $0 \ 0 \ 1 \ 0 \ 0 \ 0 \ 1 \ n_1 \ n_0$ | $i \rightarrow M (n)$ | 1/1 |
| Set memory bit | SEMD n,d | $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | $i \rightarrow M (n)$ | 2/2 |
| Reset memory bit | REM n | 0 0 1 0 0 0 1 0 n ₁ n ₀ | $0 \rightarrow M (n)$ | 1/1 |
| Reset memory bit | REMD n,d | $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | $0 \rightarrow M (n)$ | 2/2 |
| Test memory bit | TM n | 0 0 1 0 0 0 1 1 n ₁ n ₀ | M (n) | 1/1 |
| Test memory bit | TM n,d | $ \begin{array}{cccccccccccccccccccccccccccccccccccc$ | M (n) | 2/2 |

Table 41 ROM Addressing Instructions

| Operation | Mnemonic | O | oera | atio | n C | ode |) | | | | | Function | Status | Words/ Cycles |
|----------------------------------|----------|---------------------|---------------------|---------------------|---------------------|-----------------------|---------------------|----------------|-----------------------------------|----------------|----------------|---------------------------|--------|------------------|
| Branch on status 1 | BR b | 1 | 1 | b ₇ | b ₆ | b ₅ | b ₄ | b ₃ | b ₂ | b ₁ | b_0 | | 1 | 1/1 |
| Long branch on status 1 | BRL u | 0 d ₉ | 1 d ₈ | 0 d ₇ | 1 d ₆ | 1 d ₅ | 1 d ₄ | | p ₂ d ₂ | | | | 1 | 2/2 |
| Long jump unconditionally | JMPL u | 0 d ₉ | 1 d ₈ | 0 d ₇ | 1 d ₆ | 0 d ₅ | 1 d ₄ | | | | | | | 2/2 |
| Subroutine jump on status 1 | CAL a | 0 | 1 | 1 | 1 | a ₅ | a ₄ | a ₃ | a ₂ | a₁ | a ₀ | , | 1 | 1/2 |
| Long subroutine jump on status 1 | CALL u | 0 d ₉ | 1 d ₈ | 0 d ₇ | 1 d ₆ | 1 d ₅ | 0 d ₄ | | \mathbf{p}_{2} \mathbf{d}_{2} | | | Cx | 1 | 2/2 |
| Table branch | TBR p | 0 | 0 | 1 | 0 | 1 | 1 | p ₃ | p ₂ | p ₁ | p ₀ | | 1 | 1/1 |
| Return from subroutine | RTN | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | | | 1/3 |
| Return from interrupt | RTNI | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 → IE, carry restored | ST | 1/3 |

Table 42 Input/Output Instructions

| Operation | Mnemonic | O | pera | atio | n C | ode | • | | | | _ | Function | Status | Words/ Cycles |
|---------------------------------------|----------|---|------|------|-----|-----|---|----------------|-----------------------------|-----------------------------|----------------|-----------------------|--------|------------------|
| Set discrete I/O latch | SED | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | $1 \to D (Y)$ | | 1/1 |
| Set discrete I/O latch direct | SEDD m | 1 | 0 | 1 | 1 | 1 | 0 | m; | ₃ m ₂ | , m₁ | m _o | $1 \rightarrow D (m)$ | | 1/1 |
| Reset discrete I/O latch | RED | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | $0 \rightarrow D(Y)$ | | 1/1 |
| Reset discrete I/O latch direct | REDD m | 1 | 0 | 0 | 1 | 1 | 0 | m _s | ₃ m ₂ | _? m₁ | m _o | 0 → D (m) | | 1/1 |
| Test discrete I/O latch | TD | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | | D (Y) | 1/1 |
| Test discrete I/O latch direct | TDD m | 1 | 0 | 1 | 0 | 1 | 0 | m; | ₃ m ₂ | m ₁ | m _o | | D (m) | 1/1 |
| Load A from R-port register | LAR m | 1 | 0 | 0 | 1 | 0 | 1 | m, | ₃ m ₂ | _₂ m _₁ | m _o | $R\;(m)\toA$ | | 1/1 |
| Load B from R-port register | LBR m | 1 | 0 | 0 | 1 | 0 | 0 | m; | ₃ m ₂ | _? m₁ | m _o | $R\;(m)\toB$ | | 1/1 |
| Load R-port register from A | LRA m | 1 | 0 | 1 | 1 | 0 | 1 | m; | , m ₂ | , m₁ | m _o | $A \rightarrow R (m)$ | | 1/1 |
| Load R-port register from B | LRB m | 1 | 0 | 1 | 1 | 0 | 0 | m _; | , m ₂ | m ₁ | m _o | $B \rightarrow R (m)$ | | 1/1 |
| Pattern generation | Рр | 0 | 1 | 1 | 0 | 1 | 1 | p ₃ | p ₂ | p ₁ | p ₀ | | | 1/2 |

Table 40 Control Instructions

| Operation | Mnemonic | 0 | per | atio | n C | ode |) | | | | | Function | Status | Words/ Cycles |
|--------------------------------|----------|---|-----|------|-----|-----|---|---|---|---|---|----------|--------|------------------|
| No operation | NOP | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | | 1/1 |
| Start serial | STS | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | | | 1/1 |
| Standby mode/Watch mode* | SBY | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | | | 1/1 |
| Stop mode/ Watch mode | STOP | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | | | 1/1 |


Note: * Only on return from subactive mode.



Table 44 Opcode Map

| | R8 | | | | | | | | | 0 | | | | | | | |
|----|--|--|-------------------|--------|-------|------|------------------|------|---------|---------|--------|-------------------------|----------|------|-----|-------------------|-----|
| R9 | H | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | Α | В | С | D | Е | F |
| | 0 | NOP | XSPX | XSPY | XSPXY | ANEM | | | | AM | | | | ORM | | | |
| | 1 | RTN | RTNI | | | ALEM | | | | AMC | | | | EORM | | | |
| | 2 | | | | | | | | INEM | i(4) | | | | | | | |
| | 3 | | | | | | | | ILEM | i(4) | | | | | | | |
| | 4 | | LBM | (XY) | | BNEM | | | | LAB | | | | IB | | | |
| | 5 | LMA | IY(X) | | | AYY | | | | LASPY | | | | IY | | | |
| | 6 | NEGA | | | | RED | | | | LASPX | | | | | | | TC |
| 0 | 7 | | | | | | | | YNEI | i(4) | | | | | | | |
| | 8 | | XMA | (XX) | | | SEM | n(2) | | | REM | n(2) | | | TM | n(2) | |
| | 9 | | LAM | (XY) | | | LMA | (XY) | | SMC | | | | ANM | | | |
| | Α | ROTR | ROTL | | | | | DAA | | | | DAS | | | | | LAY |
| | В | | | | | | | | TBR | p(4) | | | | | | | |
| | С | XMB(XY) BLEM LBA C LMADY(X) SYY LYA | | | | | | | | | | | | | | | DB |
| | D | A ROTR ROTL DAA DAS L B TBR p(4) LBA C C XMB(XY) BLEM LBA C <t< td=""><td>DY</td></t<> | | | | | | | | | | | | | | DY | |
| | 9 LAM(XY) LMA(XY) SMC ANM A ROTR ROTL DAA DAS LA B TBR p(4) C XMB(XY) BLEM LBA D D LMADY(X) SYY LYA D E TD SED LXA REC SE F LWI i(2) 0 LBI i(4) 1 LYI i(4) | | | | | | | | | | | | | | SEC | | |
| | F | 9 LAM(XY) LMA(XY) SMC ANM A ROTR ROTL DAA DAS LAY B TBR p(4) C XMB(XY) BLEM LBA DE D LMADY(X) SYY LYA DY E TD SED LXA REC SEC F LWI i(2) 0 LBI i(4) 1 LYI i(4) | | | | | | | | | | | | | | | |
| | 0 | | | | | | | | LBI | i(4) | | | | | | | |
| | | | | | | | | | · / | | | | | | | | |
| | 2 | | | | | | | | _ | i(4) | | | | | | | |
| | 3 | | | | | | | | LAI | _ | V | | | | | | |
| | 4 | | | | | | | | LBR | | | | | | | | |
| | 5 | | | | | | | | LAR | | | | | | | | |
| | 6 | | | | | | | | REDD | | • | \bigcirc | - | | | | |
| 1 | 7 | | | | | | | | LAMR | | | | <u>_</u> | | | | |
| | 8 | | | | | | | | Al | | | | | | | | |
| | 9 | | | | | | | | LMIIY | | | | | | | | |
| | A | | | | | | | | TDD | | | | | | | | |
| | В | | | | | | | | ALEI | | | | | | | | |
| | С | | | | | | | | LRB | | | | | | | | |
| | D E | | | | | | | | SEDD | m(4) | | | | | | | |
| | F | | | | | | | | XMRA | | | | | | | | |
| | Г | | | | | | | | ZIVIIVA | 111(¬1) | | | | | | | |
| | | | ord/2-c uction | ycle [| | | rd/3-c uction | ycle | | inst | ructio | ct addr n -cvcle) | | | | ord/2- ruction | |

Table 44 Opcode Map (cont)



Absolute Maximum Ratings

| Item | Symbol | Value | Unit | Notes |
|----------------------------------|-----------------------|---------------------------------|------|-------|
| Supply voltage | V _{cc} | -0.3 to +7.0 | V | |
| Programming voltage | V _{PP} | -0.3 to +14.0 | V | 1 |
| Pin voltage | V _T | -0.3 to (V _{cc} + 0.3) | V | |
| Total permissible input current | Σ I $_{\circ}$ | 100 | mA | 2 |
| Total permissible output current | $-\Sigma I_{\circ}$ | 50 | mA | 3 |
| Maximum input current | I _o | 4 | mA | 4, 5 |
| | | 30 | mA | 4, 6 |
| Maximum output current | -I _o | 4 | mA | 7, 8 |
| Operating temperature | T_{opr} | -20 to +75 | °C | |
| Storage temperature | T_{stg} | -55 to +125 | °C | |

Notes: Permanent damage may occur if these absolute maximum ratings are exceeded. Normal operation must be under the conditions stated in the electrical characteristics tables. If these conditions are exceeded, the LSI may malfunction or its reliability may be affected.

- 1. Applies to D_{11} (V_{PP}) of the HD4074629.
- 2. The total permissible input current is the total of input currents simultaneously flowing in from all the I/O pins to ground.
- 3. The total permissible output current is the total of output currents simultaneously flowing out from V_{cc} to all I/O pins.
- 4. The maximum input current is the maximum current flowing from each I/O pin to ground.
- 5. Applies to R0-R7.
- 6. Applies to D₀-D₀.
- 7. The maximum output current is the maximum current flowing out from V_{cc} to each I/O pin. CX
- 8. Applies to D₀-D₉ and R0-R7.

Electrical Characteristics

DC Characteristics (HD404628R, HD4046212R, HD404629R: $V_{\rm CC}$ = 2.7 to 6.0 V, GND = 0 V, T_a = -20°C to +75°C; HD4074629: $V_{\rm CC}$ = 2.7 to 5.5 V, GND = 0 V, T_a = -20°C to +75°C, unless otherwise specified)

| Item | Symbol | Pin(s) | Min | Тур | Max | Unit | Test Condition | Notes |
|---|-------------------|--|-----------------------|-----|-----------------------|------|---|-------|
| Input high voltage | V _{IH} | RESET, \overline{SCK} , SI, $\overline{INT_0}$, $\overline{INT_1}$ INT_2 , INT_3 , INT_4 , \overline{STOPC} , \overline{EVNB} , $EVND$ | 0.9V _{CC} | _ | V _{cc} + 0.3 | V | _ | |
| | | OSC ₁ | $V_{CC} - 0.3$ | _ | V _{CC} + 0.3 | V | External clock operation | |
| Input low voltage | V _{IL} | RESET, \overline{SCK} , SI, $\overline{INT_0}$, $\overline{INT_1}$, INT_2 , INT_3 , INT_4 , \overline{STOPC} , \overline{EVNB} , $EVND$ | -0.3 | _ | 0.1V _{CC} | V | - | |
| | | OSC ₁ | -0.3 | | 0.3 | V | External clock operation | |
| Output high voltage | V _{OH} | SCK, SO, TOB, TOC, TOD | V _{CC} – 1.0 | _ | _ | V | $-I_{OH} = 0.5 \text{ mA}$ | |
| Output low voltage | V _{OL} | SCK, SO, TOB, TOC, TOD | _ | _ | 0.4 | V | $I_{OL} = 0.4 \text{ mA}$ | |
| I/O leakage current | I _{I L} | RESET, SCK, SI, INT ₀ , INT ₁ , INT ₂ , INT ₃ , INT ₄ , STOPC, EVNB, EVND, OSC ₁ , TOB, TOC, TOD, SO | 70 | ~O | 1.0 | μА | $V_{in} = 0 \text{ V to } V_{CC}$ | 1 |
| dissipation in active mode | I _{CC1} | V _{CC} (HD404628R, HD4046212R, HD404629R) | _ | 2.5 | 5.0 | mA | $V_{CC} = 5.0 \text{ V},$ $f_{OSC} = 4 \text{ MHz}$ | 2, 4 |
| | | V _{cc} (HD4074629) | _ | 5 | 9 | X | | |
| | I _{CC2} | V _{cc} (HD404628R, HD4046212R, HD404629R) | _ | 0.3 | 0.9 | mA | $V_{CC} = 3.0 \text{ V},$ $f_{OSC} = 800 \text{ kHz}$ | 2, 4 |
| | | V _{CC} (HD4074629) | _ | 0.6 | 1.8 | | | |
| Current dissipation in standby mode | I _{SBY1} | V _{CC} (HD404628R, HD4046212R, HD404629R) | _ | 1.0 | 2.0 | mA | $V_{CC} = 5.0 \text{ V},$ $f_{OSC} = 4 \text{ MHz},$ LCD on | 3, 4 |
| | | V _{CC} (HD4074629) | _ | 1.2 | 3 | | | |
| | I _{SBY2} | V _{cc} | _ | 0.2 | 0.7 | mA | $V_{CC} = 3.0 \text{ V},$ $f_{OSC} = 800 \text{ kHz},$ LCD on | 3, 4 |

Notes on next page.

DC Characteristics (HD404628R, HD4046212R, HD404629R: $V_{\rm CC}$ = 2.7 to 6.0 V, GND = 0 V, T_a = -20°C to +75°C; HD4074629: $V_{\rm CC}$ = 2.7 to 5.5 V, GND = 0 V, T_a = -20°C to +75°C, unless otherwise specified) (cont)

| Item | Symbol | Pin(s) | Min | Тур | Max | Unit | Test Condition | Notes |
|---|-------------------|---|-----|-----|-----|------|--|-------|
| Current dissipation in subactive mode | I _{SUB} | V _{cc} | _ | 25 | 70 | μА | HD404628R, HD4046212R, HD404629R: V _{CC} = 3.0 V, LCD on 32-kHz oscillator | 4 |
| | | | _ | 70 | 150 | μА | HD4074629: $V_{CC} = 3.0 \text{ V}$, LCD on 32-kHz oscillator | 4 |
| Current I _{WT} dissipation in | I _{WTC1} | V _{CC} (HD404628R, HD4046212R, HD404629R) | _ | 15 | 40 | μА | V _{CC} = 3.0 V, LCD on 32-kHz oscillator | 4 |
| | | V _{CC} (HD4074629) | _ | 18 | 40 | _ | | |
| watch mode I _{WTC2} | I _{WTC2} | V _{CC} (HD404628R, HD4046212R, HD404629R) | _ | 5 | 10 | μА | V _{CC} = 3.0 V, LCD off 32-kHz oscillator | 4 |
| | | V _{cc} (HD4074629) | _ | 8 | 15 | = | | |
| Current I _s dissipation in stop mode | I _{STOP} | V _{CC} (HD404628R, HD4046212R, HD404629R) | 70 | 0.5 | 5 | μА | V _{CC} = 3.0 V, No 32-kHz oscillator | 4 |
| | | V _{CC} (HD4074629) | _ | 1 | 10 | | | |
| Stop mode retaining voltage | V _{STOP} | V _{cc} | 2 | - (| | V | No 32-kHz oscillator | 5 |

Notes: 1. Output buffer current is excluded.

2. I_{CC1} and I_{CC2} are the source currents when no I/O current is flowing while the MCU is in reset state.

Test conditions: MCU: Reset

Pins: RESET at V_{CC} ($V_{CC} - 0.3 \text{ V to } V_{CC}$)

 $\overline{\text{TEST}}$ at V_{cc} (V_{cc} – 0.3 V to V_{cc})

3. I_{SBY1} and I_{SBY2} are the source currents when no I/O current is flowing while the MCU timer is operating.

Test conditions: MCU: I/O reset

Serial interface stopped

DTMF stopped Standby mode

Pins: RESET at GND (0 V to 0.3 V)

 $\overline{\text{TEST}}$ at V_{CC} ($V_{CC} - 0.3 \text{ V to } V_{CC}$)

4. These are the source currents when no I/O current is flowing.

Test conditions: Pins: RESET at GND (0 V to 0.3 V)

 $\overline{\text{TEST}}$ at V_{CC} (V_{CC} - 0.3 V to V_{CC}) D₁₁ (V_{PP}) at V_{CC} (V_{CC} - 0.3 V to V_{CC}) for the HD4074629

5. The required voltage for RAM data retention.

I/O Characteristics for Standard Pins (HD404628R, HD4046212R, HD404629R: $V_{\rm CC}$ = 2.7 to 6.0 V, GND = 0 V, T_a = -20°C to +75°C; HD4074629: $V_{\rm CC}$ = 2.7 to 5.5 V, GND = 0 V, T_a = -20°C to +75°C, unless otherwise specified)

| Item | Symbol | Pin(s) | Min | Тур | Max | Unit | Test Condition | Notes |
|---------------------|------------------|--|-----------------------|-----|-----------------------|------|---|-------|
| Input high voltage | V_{IH} | D ₁₀ , D ₁₁ , R0–R7 | 0.7V _{CC} | _ | V _{CC} + 0.3 | V | _ | |
| Input low voltage | V _{IL} | D ₁₀ , D ₁₁ , R0–R7 | -0.3 | _ | 0.3V _{CC} | V | _ | |
| Output high voltage | V _{OH} | R0-R7 | V _{CC} - 1.0 | _ | _ | V | $-I_{OH} = 0.5 \text{ mA}$ | |
| Output low voltage | V_{OL} | R0-R7 | _ | _ | 0.4 | V | I _{OL} = 0.4 mA | |
| I/O leakage | | D ₁₀ , R0–R7 | _ | _ | 1 | μΑ | $V_{in} = 0 V to V_{CC}$ | 1 |
| current | | D ₁₁ | - | _ | 1 | μΑ | HD404628R, HD4046212R, HD404629R: V _{in} = 0 V to V _{CC} | 1 |
| | | , O | _ | _ | 1 | μΑ | HD4074629: $V_{in} = V_{CC} - 0.3 \text{ V}$ to V_{CC} | 1 |
| | | | - | _ | 20 | μΑ | HD4074629: V _{in} = 0 V to 0.3 V | 1 |
| Pull-up MOS current | -I _{PU} | R0-R7 | 5 | 30 | 90 | μΑ | $V_{CC} = 3.0 \text{ V},$ $V_{in} = 0 \text{ V}$ | |
| Note: 1. Outp | out buffer cu | ırrent is exclude | d. | 0 | 94 | J. | | |

I/O Characteristics for High-Current Pins (HD404628R, HD4046212R, HD404629R: $V_{\rm CC}=2.7$ to 6.0 V, GND = 0 V, $T_a=-20^{\circ}$ C to +75°C; HD4074629: $V_{\rm CC}=2.7$ to 5.5 V, GND = 0 V, $T_a=-20^{\circ}$ C to +75°C, unless otherwise specified)

| Item | Symbol | Pin(s) | Min | Тур | Max | Unit | Test Condition | Notes |
|------------------------|------------------|--------------------------------|-----------------------|-----|-----------------------|------|---|-------|
| Input high voltage | V _{IH} | D ₀ –D ₉ | 0.7V _{CC} | _ | V _{CC} + 0.3 | V | _ | |
| Input low voltage | V _{IL} | D ₀ –D ₉ | -0.3 | _ | 0.3V _{CC} | V | _ | |
| Output high voltage | V _{OH} | D ₀ –D ₉ | V _{CC} - 1.0 | _ | _ | V | -I _{OH} = 0.5 mA | |
| Output low | V _{OL} | D ₀ -D ₉ | _ | _ | 0.4 | V | I _{OL} = 0.4 mA | |
| voltage | | | _ | _ | 2.0 | V | $I_{OL} = 15 \text{ mA},$ $V_{CC} = 4.5 \text{ V to } 6.0 \text{ V}$ | 1 |
| I/O leakage current | I _{I L} | D ₀ –D ₉ | _ | _ | 1 | μА | $V_{in} = 0 \text{ V to } V_{CC}$ | 2 |
| Pull-up MOS current | −I _{PU} | D ₀ –D ₉ | 5 | 30 | 90 | μΑ | $V_{CC} = 3 \text{ V},$ $V_{in} = 0 \text{ V}$ | |

Note: 1. The test condition of HD4074629 is $V_{cc} = 4.5 \text{ V}$ to 5.5 V.

2. Output buffer current is excluded.

LCD Circuit Characteristics (HD404628R, HD4046212R, HD404629R: $V_{CC} = 2.7$ to 6.0 V, GND = 0 V, $T_a = -20^{\circ}$ C to +75°C; HD4074629: $V_{CC} = 2.7$ to 5.5 V, GND = 0 V, $T_a = -20^{\circ}$ C to +75°C, unless otherwise specified)

| Item | Symbol | Pin(s) | Min | Тур | Max | Unit | Test Condition | Notes |
|--|------------------|---|-----|-----|-----------------|------|--------------------------------|-------|
| Segment driver voltage drop | V_{DS} | SEG1-SEG52 | _ | | 0.6 | ٧ | $I_{PD} = 3 \mu A$ | 1 |
| Common driver voltage drop | V_{DC} | COM1-COM4 | _ | _ | 0.3 | V | $I_{PD} = 3 \mu A$ | 1 |
| LCD power supply division resistance | R _w | — (HD404628R, HD4046212R, HD404629R) | 50 | 300 | 900 | kΩ | Between V ₁ and GND | |
| | | — (HD4074629) | 100 | 300 | 900 | | _ | |
| LCD voltage | V _{LCD} | V ₁ | 2.7 | _ | V _{CC} | V | _ | 2 |

Notes: 1. V_{DS} and V_{DC} are the voltage drops from power supply pins V₁, V₂, V₃, and GND to each segment pin and each common pin, respectively.

2. When V_{LCD} is supplied from an external source, the following relations must be retained: $V_{CC} \ge V_1 \ge V_2 \ge V_3 \ge GND$

DTMF Characteristics (HD404628R, HD4046212R, HD404629R: V_{CC} = 2.7 to 6.0 V, GND = 0 V, T_a = -20°C to +75°C; HD4074629: V_{CC} = 2.7 to 5.5 V, GND = 0 V, T_a = -20°C to +75°C, unless otherwise specified)

| Item | Symbol | Pin | Min | Тур | Max | Unit | Test Condition | Notes |
|-------------------------|------------------|-------|-----|-----|-----|----------------------|--|-------|
| Tone output voltage (1) | V_{OR} | TONER | 500 | 660 | _ | ${\rm mV}_{\rm rms}$ | VT_{ref} – GND = 2.0 V, R $_{L}$ = 100 k Ω | 1 |
| Tone output voltage (2) | V _{oc} | TONEC | 520 | 690 | _ | ${\rm mV_{rms}}$ | $VT_{ref} - GND = 2.0 V$, $R_L = 100 \text{ k}\Omega$ | 1 |
| Tone output distortion | % _{DIS} | _ | _ | 3 | 7 | % | Short circuit between TONER and TONEC, R $_{L}$ = 100 k Ω | 2 |
| Tone output ratio | dB _{CR} | _ | _ | 2.5 | _ | dB | Short circuit between TONER and TONEC, R $_{L}$ = 100 k Ω | 2 |

Notes: 1. See figure 106.

2. See figure 107.

3. 400 kHz, 800 kHz, 2 MHz, or 4 MHz can be used as the operating frequency (f_{osc}).

A/D Converter Characteristics (HD404628R, HD4046212R, HD404629R: $V_{CC}=2.7$ to 6.0 V, GND = 0 V, $T_a=-20^{\circ}\text{C}$ to +75°C; HD4074629: $V_{CC}=2.7$ to 5.5 V, GND = 0 V, $T_a=-20^{\circ}\text{C}$ to +75°C, unless otherwise specified)

| Item | Symbol | Pin(s) | Min | Тур | Max | Unit | Test Condition | Notes |
|---|------------------|---|-----------------------|-----------------|-----------------------|------------------|--|-------|
| Analog power voltage | AV _{CC} | AV _{CC} | V _{CC} - 0.3 | V _{CC} | V _{CC} + 0.3 | V | $AV_{CC} \ge 2.7 \text{ V}$ | |
| Analog input voltage | AV_{in} | AN ₀ -AN ₃ | AV _{SS} | _ | AV _{CC} | V | _ | |
| Current between AV _{CC} and AV _{ss} | I _{AD} | — (HD404628R, HD4046212R, HD404629R) | _ | _ | 250 | μА | $V_{CC} = AV_{CC} = 5.0 \text{ V}$ | |
| | | — (HD4074629) | _ | 50 | 150 | _ | | |
| Analog input capacitance | CA _{in} | AN ₀ -AN ₃ | _ | 15 | _ | pF | _ | |
| Resolution | _ | 7 | 8 | 8 | 8 | Bit | _ | |
| Number of inputs | _ | - 0 | 0 | _ | 4 | Chan- nel | _ | |
| Absolute accuracy | _ | - | | _ | ± 2.0 | LSB | $T_a = 25^{\circ}C,$ $V_{CC} = 4.5-5.5 \text{ V}$ | |
| Conversion time | _ | _ | 34 | <u>'</u> | 67 | t _{cyc} | _ | |
| Input impedance | _ | AN ₀ -AN ₃ | 1 | | _ | МΩ | $f_{OSC} = 1 \text{ MHz},$ $V_{in} = 0.0 \text{ V}$ | |
| | | | | | 94 | C _p | | |

AC Characteristics (HD404628R, HD4046212R, HD404629R: $V_{\rm CC}$ = 2.7 to 6.0 V, GND = 0 V, T_a = -20°C to +75°C; HD4074629: $V_{\rm CC}$ = 2.7 to 5.5 V, GND = 0 V, T_a = -20°C to +75°C, unless otherwise specified)

| Item | Symbol | Pin(s) | Min | Тур | Max | Unit | Test Condition | Notes |
|--------------------|---------------------|---|------|--------|-----|------|---|-------|
| Clock oscillation | f _{osc} | OSC ₁ , OSC ₂ | _ | 400 | _ | kHz | 1/4 division | 1 |
| frequency | | | _ | 800 | _ | kHz | 1/4 division | 1 |
| | | | _ | 2 | _ | MHz | 1/4 division | 1 |
| | | | | 4 | _ | MHz | 1/4 division; HD404628, HD4046212, HD404629: V _{CC} = 3.0 to 6.0 V | 1 |
| | | X1, X2 | _ | 32.768 | _ | kHz | _ | |
| Instruction cycle | t _{cyc} | _ | _ | 10 | _ | μs | $f_{OSC} = 400 \text{ kHz}$ | |
| time | | | _ | 5 | _ | μs | $f_{OSC} = 800 \text{ kHz}$ | |
| | | | _ | 2 | _ | μs | f _{OSC} = 2 MHz | |
| | • | 6 | _ | 1 | _ | μs | f _{OSC} = 4 MHz; HD404628, HD4046212, HD404629: V _{CC} = 3.0 to 6.0 V | |
| | t _{subcyc} | - < | _ | 244.14 | _ | μs | 32-kHz oscillator, 1/8 division | |
| | | | 不 | 122.07 | _ | μs | 32-kHz oscillator, 1/4 division | |
| Oscillation | t _{RC} | OSC ₁ , OSC ₂ | _ | A | 7.5 | ms | Ceramic oscillator | 2 |
| stabilization time | | OSC ₁ , OSC ₂ (HD404628R, HD4046212R, HD404629R) | - * | 0 | 30 | ms | Crystal oscillator V _{CC} = 3.0 to 6.0 V | 2 |
| | | X1, X2 | _ | _ | 3 | s | $T_a = -10^{\circ}\text{C}$ to $+60^{\circ}\text{C}$ | 3 |
| External clock | t _{CPH} | OSC ₁ | 1100 | _ | _ 7 | ns | $f_{OSC} = 400 \text{ kHz}$ | 4 |
| high width | | | 550 | _ | _ | ns | f _{osc} = 800 kHz | 4 |
| | | | 215 | _ | _ | ns | f _{OSC} = 2 MHz | 4 |
| | | | 105 | _ | _ | ns | f _{OSC} = 4 MHz | 4 |
| External clock | t _{CPL} | OSC ₁ | 1100 | _ | _ | ns | f _{OSC} = 400 kHz | 4 |
| low width | | | 550 | _ | _ | ns | f _{OSC} = 800 kHz | 4 |
| | | | 215 | _ | _ | ns | f _{OSC} = 2 MHz | 4 |
| | | | 105 | _ | _ | ns | f _{OSC} = 4 MHz | 4 |
| External clock | t _{CPr} | OSC ₁ | _ | _ | 150 | ns | f _{OSC} = 400 kHz | 4 |
| rise time | | | _ | _ | 75 | ns | f _{OSC} = 800 kHz | 4 |
| | | | _ | _ | 35 | ns | f _{OSC} = 2 MHz | 4 |
| | | | _ | _ | 20 | ns | f _{OSC} = 4 MHz | 4 |

Notes on next page.

AC Characteristics (HD404628R, HD4046212R, HD404629R: V_{CC} = 2.7 to 6.0 V, GND = 0 V, T_a = -20°C to +75°C; HD4074629: V_{CC} = 2.7 to 5.5 V, GND = 0 V, T_a = -20°C to +75°C, unless otherwise specified) (cont)

| Item | Symbol | Pin(s) | Min | Тур | Max | Unit | Test Condition | Notes |
|---|-------------------|---|-----|-----|-----|---|--|-------|
| External clock | t _{CPf} | OSC ₁ | _ | _ | 150 | ns | $f_{OSC} = 400 \text{ kHz}$ | 4 |
| fall time | | | | _ | 75 | ns | $f_{OSC} = 800 \text{ kHz}$ | 4 |
| | | | | _ | 35 | ns | $f_{OSC} = 2 MHz$ | 4 |
| | | | _ | _ | 20 | ns | $f_{OSC} = 4 \text{ MHz}$ | 4 |
| $\overline{\text{INT}}_0$ – $\overline{\text{INT}}_4$, $\overline{\text{EVNB}}$, $\overline{\text{EVND}}$ high widths | t _{i H} | $\overline{\text{INT}}_0$ – $\overline{\text{INT}}_4$, $\overline{\text{EVNB}}$, $\overline{\text{EVND}}$ | 2 | _ | _ | t _{cyc} / t _{subcyc} | _ | 5 |
| $\overline{\text{INT}}_0$ – $\overline{\text{INT}}_4$, $\overline{\text{EVNB}}$, $\overline{\text{EVND}}$ low widths | t _{I L} | $\overline{\text{INT}}_0$ – $\overline{\text{INT}}_4$, $\overline{\text{EVNB}}$, $\overline{\text{EVND}}$ | 2 | _ | _ | t _{cyc} / t _{subcyc} | _ | 5 |
| RESET high width | t _{RSTH} | RESET | 2 | _ | _ | t _{cyc} | _ | 6 |
| STOPC low width | t _{STPL} | STOPC | 1 | _ | _ | t _{RC} | _ | 7 |
| RESET fall time | t _{RSTf} | RESET | _ | _ | 20 | ms | _ | 6 |
| STOPC rise time | t _{STPr} | STOPC | _ | _ | 20 | ms | _ | 7 |
| Input capacitance | C _{in} | All pins except D ₁₁ | _ | _ | 15 | pF | f = 1 MHz $V_{in} = 0 V$, | |
| | | D _{tf} | 5 | _ | 15 | pF | HD404628R, HD4046212R, HD404629R: f = 1 MHz, V _{in} = 0 V | |
| | | | -(| 0 | 180 | pF | HD4074629: f = 1 MHz, V _{in} = 0 V | |

Notes: 1. Be sure to set system clock selection register (SSR) bits SSR1 and SSR0 to match the system clock oscillator frequency.

- 2. Applies to voltage ranges $V_{cc} = 3.5$ to 5.5 V for the HD4074629.
- 3. There are three oscillator stabilization times.
 - At power on, the time between the point where V_{cc} reaches 2.7 V and the point where oscillation has stabilized.
 - (2) At clearing stop mode, the time between the point where the RESET pin reaches the high level and the point where oscillation has stabilized.
 - (3) At clearing stop mode, the time between the point where the STOPC pin reaches the low level and the point where oscillation has stabilized.
 - At power on or when stop mode is cleared, RESET or $\overline{\text{STOPC}}$ must be input for at least t_{RC} to ensure the oscillation stabilization time.
 - Since the oscillator stabilization time will depend on circuit constants and stray capacitances, determine the oscillator by consulting with the oscillator's manufacturer.
 - Be sure to set miscellaneous register (MIS) bits MIS1 and MIS0 to match the system clock oscillator stabilization time.
- 4. Refer to figure 108.
- 5. Refer to figure 109. The $t_{\mbox{\tiny cyc}}$ unit applies when the MCU is in standby or active mode. The $t_{\mbox{\tiny subcyc}}$ unit applies when the MCU is in watch or subactive mode.
- 6. Refer to figure 110.
- 7. Refer to figure 111.

Serial Interface Timing Characteristics (HD404628R, HD4046212R, HD404629R: V_{CC} = 2.7 to 6.0 V, GND = 0 V, T_a = -20°C to +75°C; HD4074629: V_{CC} = 2.7 to 5.5 V, GND = 0 V, T_a = -20°C to +75°C, unless otherwise specified)

During Transmit Clock Output

| Item | Symbol | Pin | Min | Тур | Max | Unit | Test Condition | Notes |
|-------------------------------|-------------------|-----|-----|-----|-----|-------------------|--------------------------|-------|
| Transmit clock cycle time | t _{Scyc} | SCK | 1.0 | _ | _ | t _{cyc} | Load shown in figure 113 | 1 |
| Transmit clock high width | t _{SCKH} | SCK | 0.5 | _ | _ | t _{Scyc} | Load shown in figure 113 | 1 |
| Transmit clock low width | t _{SCKL} | SCK | 0.5 | _ | _ | t _{Scyc} | Load shown in figure 113 | 1 |
| Transmit clock rise time | t _{SCKr} | SCK | _ | _ | 200 | ns | Load shown in figure 113 | 1 |
| Transmit clock fall time | t _{SCKf} | SCK | _ | _ | 200 | ns | Load shown in figure 113 | 1 |
| Serial output data delay time | t _{DSO} | so | _ | _ | 500 | ns | Load shown in figure 113 | 1 |
| Serial input data setup time | t _{ssı} | SI | 300 | _ | _ | ns | _ | 1 |
| Serial input data hold time | t _{HSI} | SI | 300 | 5 | _ | ns | _ | 1 |

Note: 1. Refer to figure 112.

During Transmit Clock Input

| Item | Symbol | Pin | Min | Тур | Max | Unit | Test Condition | Notes |
|-------------------------------|-------------------|-----|-----|-----|-----|-------------------|--------------------------|-------|
| Transmit clock cycle time | t _{Scyc} | SCK | 1.0 | _ | _ | t _{cyc} | _ | 1 |
| Transmit clock high width | t _{sckh} | SCK | 0.5 | _ | _ | tScyc | 7 | 1 |
| Transmit clock low width | t _{SCKL} | SCK | 0.5 | _ | _ | t _{Scyc} | - | 1 |
| Transmit clock rise time | t _{SCKr} | SCK | _ | _ | 200 | ns | | 1 |
| Transmit clock fall time | t _{SCKf} | SCK | _ | _ | 200 | ns | _ | 1 |
| Serial output data delay time | t _{DSO} | so | _ | _ | 500 | ns | Load shown in figure 113 | 1 |
| Serial input data setup time | t _{ssı} | SI | 300 | _ | _ | ns | _ | 1 |
| Serial input data hold time | t _{HSI} | SI | 300 | _ | _ | ns | _ | 1 |

Note: 1. Refer to figure 112.




Figure 111 Tone Output Load Circuit




Figure 112 Distortion and dB_{CR} Load Circuit




Figure 113 External Clock Timing




Figure 114 Interrupt Timing




Figure 115 Reset Timing




Figure 116 STOPC Timing




Figure 117 Serial Interface Timing




Figure 118 Timing Load Circuit




Notes on ROM Out

Please pay attention to the following items regarding ROM out.

On ROM out, fill the ROM area indicated below with 1s to create the same data size as a 16-kword version (HD404629R). A 16-kword data size is required to change ROM data to mask manufacturing data since the program used is for a 16-kword version.

This limitation applies when using an EPROM or a data base.



HD404628R/HD4046212R/ HD404629R Option List

Please check off the appropriate applications and enter the necessary information. Date of order Customer Department Name ROM code name LSI number (Hitachi entry) 1. ROM Size HD404628R 8-kword HD4046212R 12-kword HD404629R 16-kword 2. Optional Functions With 32-kHz CPU operation, with time-base for clock Without 32-kHz CPU operation, with time-base for clock Without 32-kHz CPU operation, without time-base for clock Note: * Options marked with an asterisk require a subsystem crystal oscillator (X1, X2). 3. ROM Code Data Type Please specify the first type below (the upper bits and lower bits are mixed together), when using the EPROM on-package microcomputer type (including ZTATTM version). П The upper bits and lower bits are mixed together. The upper five bits and lower five bits are programmed to the same EPROM in alternating order (i.e., LULULU...). The upper bits and lower bits are separated. The upper five bits and lower five bits are programmed to different EPROMs. 4. System Oscillator (OSC1 and OSC2) Ceramic oscillator f = МН Crystal oscillator f =MHz External clock f = MHz 5. Stop Mode Used Not used 6. Package FP-100A FP-100B TFP-100B

Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

