


N-channel Enhancement-mode Power MOSFET

PRODUCT SUMMARY

BV _{DSS}	900V
R _{DS(ON)}	1.2Ω
I _D	8.6A

 Pb-free; RoHS-compliant TO-247



TO-247 (suffix W)

DESCRIPTION

The SSM09N90GW achieves fast switching performance with low gate charge without a complex drive circuit. It is suitable for high voltage applications such as AC/DC converters and offline power supplies.

The SSM09N90GW is in a TO-247 (TO-3P) package, which is widely used for commercial and industrial applications, where the greater pin spacing is needed to meet safety specifications. The through-hole package is suitable for vertical mounting, where a small footprint is required on the board, and/or an external heatsink is to be attached.

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Units
V _{DS}	Drain-source voltage	900	V
V _{GS}	Gate-source voltage	±30	V
I _D	Continuous drain current, T _C = 25°C	8.6	A
	T _C = 100°C	5	A
I _{DM}	Pulsed drain current ¹	30	A
P _D	Total power dissipation, T _C = 25°C	240	W
	Linear derating factor	1.92	W/°C
E _{AS}	Single pulse avalanche energy ³	92	mJ
I _{AS}	Avalanche current	5.2	A
E _{AR}	Repetitive avalanche energy	8.6	mJ
T _{STG}	Storage temperature range	-55 to 150	°C
T _J	Operating junction temperature range	-55 to 150	°C

THERMAL CHARACTERISTICS

Symbol	Parameter	Value	Units
R _{θJC}	Maximum thermal resistance, junction-case	0.52	°C/W
R _{θJA}	Maximum thermal resistance, junction-ambient	40	°C/W

Notes:

1. Pulse width must be limited to avoid exceeding the safe operating area.
2. Pulse width <300us, duty cycle <2%.
3. Starting T_j=25°C, V_{DD}=50V, L=6.8mH, R_G=25Ω, I_{AS}=5.2A.

ELECTRICAL CHARACTERISTICS (at $T_j = 25^\circ\text{C}$, unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-source breakdown voltage	$V_{\text{GS}}=0\text{V}$, $I_{\text{D}}=1\text{mA}$	900	-	-	V
$\Delta \text{BV}_{\text{DSS}}/\Delta T_j$	Breakdown voltage temperature coefficient	Reference to 25°C , $I_{\text{D}}=1\text{mA}$	-	0.67	-	V/ $^\circ\text{C}$
$R_{\text{DS(ON)}}$	Static drain-source on-resistance	$V_{\text{GS}}=10\text{V}$, $I_{\text{D}}=4.5\text{A}$	-	-	1.2	Ω
$V_{\text{GS(th)}}$	Gate threshold voltage	$V_{\text{DS}}=V_{\text{GS}}$, $I_{\text{D}}=250\mu\text{A}$	2	-	4	V
g_{fs}	Forward transconductance	$V_{\text{DS}}=10\text{V}$, $I_{\text{D}}=4.5\text{A}$	-	11.5	-	S
I_{DSS}	Drain-source leakage current	$V_{\text{DS}}=900\text{V}$, $V_{\text{GS}}=0\text{V}$ $V_{\text{DS}}=720\text{V}$, $V_{\text{GS}}=0\text{V}$, $T_j = 125^\circ\text{C}$	-	-	10	μA
I_{GSS}	Gate-source leakage current	$V_{\text{GS}}=\pm 30\text{V}$	-	-	± 100	nA
Q_g	Total gate charge ²	$I_{\text{D}}=8.6\text{A}$	-	67.1	120	nC
Q_{gs}	Gate-source charge	$V_{\text{DS}}=540\text{V}$	-	17	-	nC
Q_{gd}	Gate-drain ("Miller") charge	$V_{\text{GS}}=10\text{V}$	-	19.9	-	nC
$t_{\text{d(on)}}$	Turn-on delay time ²	$V_{\text{DS}}=450\text{V}$	-	25.8	-	ns
t_r	Rise time	$I_{\text{D}}=5\text{A}$	-	10.3	-	ns
$t_{\text{d(off)}}$	Turn-off delay time	$R_G=10\Omega$, $V_{\text{GS}}=10\text{V}$	-	305	-	ns
t_f	Fall time	$R_{\text{D}}=90\Omega$	-	536	-	ns
C_{iss}	Input capacitance	$V_{\text{GS}}=0\text{V}$	-	4087	6000	pF
C_{oss}	Output capacitance	$V_{\text{DS}}=25\text{V}$	-	221	-	pF
C_{rss}	Reverse transfer capacitance	f=1.0MHz	-	51	-	pF

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward voltage ²	$I_{\text{S}}=8.6\text{A}$, $V_{\text{GS}}=0\text{V}$	-	-	1.5	V
I_{S}	Continuous source current (body diode)	$V_{\text{D}}=V_{\text{G}}=0\text{V}$, $V_{\text{S}}=1.5\text{V}$		-	8.6	A
I_{SM}	Pulsed source current (body diode) ¹		-	-	3	A

Notes:

1.Pulse width must be limited to avoid exceeding the maximum junction temperature of 150°C .

2.Pulse width <300us, duty cycle <2%.




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Normalized $BVDSS$ vs. Junction Temperature




Fig 4. Normalized On-Resistance vs. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. Gate Threshold Voltage vs. Junction Temperature




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Switching Time Waveform





Fig 12. Gate Charge Waveform

PHYSICAL DIMENSIONS - TO-247




SYMBOLS	Millimeters		
	MIN	NOM	MAX
A	4.60	4.80	5.00
A1	1.20	1.40	1.60
b	0.80	1.00	1.20
b1	2.80	3.00	3.20
b2	1.80	2.00	2.20
c	0.55	0.60	0.75
c1	1.45	1.50	1.65
D	19.70	19.90	20.10
E	15.40	15.60	15.80
e	5.15	5.45	5.75
L	16.20	16.50	16.80
L1	3.60	3.80	4.00
L3	3.30	3.50	3.70

1. All dimensions are in millimeters.

2. Dimensions do not include mold protrusions.

PART MARKING - TO-247



PART NUMBER: 09N90GW = SSM09N90GW

DATE/LOT CODE:

Y = last digit of the year

WW = work week (01 -> 52)

SSS = lot code sequence

PACKING: Moisture sensitivity level MSL3

1000pcs in tubes packed inside a moisture barrier bag (MBB).

Information furnished by Silicon Standard Corporation is believed to be accurate and reliable. However, Silicon Standard Corporation makes no guarantee or warranty, express or implied, as to the reliability, accuracy, timeliness or completeness of such information and assumes no responsibility for its use, or for infringement of any patent or other intellectual property rights of third parties that may result from its use. Silicon Standard reserves the right to make changes as it deems necessary to any products described herein for any reason, including without limitation enhancement in reliability, functionality or design. No license is granted, whether expressly or by implication, in relation to the use of any products described herein or to the use of any information provided herein, under any patent or other intellectual property rights of Silicon Standard Corporation or any third parties.