



# CED1710/CEU1710

## N-Channel Enhancement Mode Field Effect Transistor

PRELIMINARY

### FEATURES


- 100V, 17A,  $R_{DS(ON)} = 85m\Omega$  @  $V_{GS} = 10V$ .
- Super high dense cell design for extremely low  $R_{DS(ON)}$ .
- High power and current handing capability.
- Lead free product is acquired.
- TO-251 & TO-252 package.



CEU SERIES  
TO-252(D-PAK)



CED SERIES  
TO-251(I-PAK)



### ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	17	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	68	A
Maximum Power Dissipation @ $T_C = 25^\circ C$ - Derate above $25^\circ C$	$P_D$	50 0.4	W W/ $^\circ C$
Operating and Store Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ C$

### Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{JC}$	2.5	$^\circ C/W$
Thermal Resistance, Junction-to-Ambient	$R_{JA}$	50	$^\circ C/W$



# CED1710/CEU1710

## Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

4

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	100			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 100, V_{\text{GS}} = 0\text{V}$		1		$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$		100		nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$		-100		nA
<b>On Characteristics<sup>b</sup></b>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	2		4	V
Static Drain-Source On-Resistance	$R_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10\text{V}, I_D = 15\text{A}$		65	85	$\text{m}\Omega$
Forward Transconductance	$g_{\text{FS}}$	$V_{\text{DS}} = 2.5\text{V}, I_D = 15\text{A}$		11		S
<b>Dynamic Characteristics<sup>c</sup></b>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 25\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		702		pF
Output Capacitance	$C_{\text{oss}}$			200		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			88		pF
<b>Switching Characteristics<sup>c</sup></b>						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 50\text{V}, I_D = 19\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 25\Omega$		17	34	ns
Turn-On Rise Time	$t_r$			51	100	ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			16	32	ns
Turn-Off Fall Time	$t_f$			71	140	ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 80\text{V}, I_D = 19\text{A}, V_{\text{GS}} = 10\text{V}$		26	34	nC
Gate-Source Charge	$Q_{\text{gs}}$			3.3		nC
Gate-Drain Charge	$Q_{\text{gd}}$			16.2		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current	$I_S$				15	A
Drain-Source Diode Forward Voltage <sup>b</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_S = 15\text{A}$			1.5	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature
- b.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
- c.Guaranteed by design, not subject to production testing.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve