FM3104/16/64/256

Integrated Processor Companion with Memory

Features

High Integration Device Replaces Multiple Parts

- Serial Nonvolatile Memory
- Real-time Clock (RTC)
- Low Voltage Reset
- Watchdog Timer
- Early Power-Fail Warning/NMI
- Two 16-bit Event Counters
- Serial Number with Write-lock for Security

Ferroelectric Nonvolatile RAM

- 4Kb, 16Kb, 64Kb, and 256Kb versions
- Unlimited Read/Write Endurance
- 10 year Data Retention
- NoDelayTM Writes

Real-time Clock/Calendar

- Backup Current under 1 µA
- Seconds through Centuries in BCD format
- Tracks Leap Years through 2099
- Uses Standard 32.768 kHz Crystal (6pF)
- Software Calibration
- Supports Battery or Capacitor Backup

Description

The FM31xxx is a family of integrated devices that includes the most commonly needed functions for processor-based systems. Major features include nonvolatile memory available in various sizes, realtime clock, low-VDD reset, watchdog timer, nonvolatile event counter, lockable 64-bit serial number area, and general purpose comparator that can be used for an early power-fail (NMI) interrupt or other purpose. The family operates from 2.7 to 5.5V.

Each FM31xxx provides nonvolatile RAM available in sizes including 4Kb, 16Kb, 64Kb, and 256Kb versions. Fast write speed and unlimited endurance allow the memory to serve as extra RAM or conventional nonvolatile storage. This memory is truly nonvolatile rather than battery backed.

The real-time clock (RTC) provides time and date information in BCD format. It can be permanently powered from external backup voltage source, either a battery or a capacitor. The timekeeper uses a common external 32.768 kHz crystal and provides a calibration mode that allows software adjustment of timekeeping accuracy. Processor Companion

- Active-low Reset Output for V_{DD} and Watchdog
- Programmable V_{DD} Reset Trip Point
- Manual Reset Filtered and De-bounced
- Programmable Watchdog Timer
- Dual Battery-backed Event Counter Tracks System Intrusions or other Events
- Comparator for Early Power-Fail Interrupt
- 64-bit Programmable Serial Number with Lock

Fast Two-wire Serial Interface

- Up to 1 MHz Maximum Bus Frequency
- Supports Legacy Timing for 100 kHz & 400 kHz
- Device Select Pins for up to 4 Memory Devices
- RTC, Supervisor Controlled via 2-wire Interface

Easy to Use Configurations

- Operates from 2.7 to 5.5V
- Small Footprint 14-pin SOIC
- Low Operating Current
- -40°C to +85°C Operation


The processor companion includes commonly needed CPU support functions. Supervisory functions include a reset output signal controlled by either a low VDD condition or a watchdog timeout. /RST goes active when VDD drops below a programmable threshold and remains active for 100 ms after VDD rises above the trip point. A programmable watchdog timer runs from 100 ms to 3 seconds. The watchdog timer is optional, but if enabled it will assert the reset signal for 100 ms if not restarted by the host before the timeout. A flag-bit indicates the source of the reset.

A general-purpose comparator compares an external input pin to the onboard 1.2V reference. This is useful for generating a power-fail interrupt (NMI) but can be used for any purpose. The family also includes a programmable 64-bit serial number that can be locked making it unalterable. Additionally it offers a dual battery-backed event counter that tracks the number of rising or falling edges detected on dedicated input pins.

This is a product in development. Characteristic data and other specifications are subject to change without notice.

RAMTRON

Pin Configuration



Pin Name	Function
CNT1, CNT2	Event Counter Inputs
A0, A1	Device Select inputs
CAL/PFO	Clock Calibration and Early
	Power-fail Output
/RST	Reset Input/Output
PFI	Early Power-fail Input
X1, X2	Crystal Connections
SDA	Serial Data
SCL	Serial Clock
VBAK	Battery-Backup Supply
VDD	Supply Voltage
VSS	Ground

Ordering Information											
Base Configuration	Memory Size	Operating Voltage	Reset Threshold	Ordering Part Number							
FM31256	256Kb	2.7-5.5V	2.6V, 2.9, 3.9, 4.4V	FM31256-S							
FM3164	64Kb	2.7-5.5V	2.6V, 2.9, 3.9, 4.4V	FM3164-S							
FM3116	16Kb	2.7-5.5V	2.6V, 2.9, 3.9, 4.4V	FM3116-S							
FM3104	4Kb	2.7-5.5V	2.6V, 2.9, 3.9, 4.4V	FM3104-S							

Other memory configurations may be available. Please contact the factory for more information.




Figure 1. Block Diagram

Pin Descriptions

Pin Name	Туре	Pin Description
		* ·
A0, A1	Input	Device select inputs are used to address multiple memories on a serial bus. To select
		the device the address value on the two pins must match the corresponding bits
	-	contained in the device address. The device select pins are pulled down internally.
CNT1, CNT2	Input	Event Counter Inputs: These battery-backed inputs increment counters when an edge is
		detected on the corresponding CNT pin. The polarity is programmable.
CAL/PFO	Output	In calibration mode, this pin supplies a 512 Hz square-wave output for clock
		calibration. In normal operation, this is the early power-fail output.
X1, X2	I/O	32.768 kHz crystal connection. When using an external oscillator, apply the clock to
		X2 and leave X1 floating.
/RST	I/O	Active low reset output with weak pull-up. Also input for manual reset.
SDA	I/O	Serial Data & Address: This is a bi-directional line for the two-wire interface. It is
		open-drain and is intended to be wire-OR'd with other devices on the two-wire bus.
		The input buffer incorporates a Schmitt trigger for noise immunity and the output
		driver includes slope control for falling edges. A pull-up resistor is required.
SCL	Input	Serial Clock: The serial clock line for the two-wire interface. Data is clocked out of the
	1	part on the falling edge, and in on the rising edge. The SCL input also incorporates a
		Schmitt trigger input for noise immunity.
PFI	Input	Early Power-fail Input: Typically connected to an unregulated power supply to detect
	1	an early power failure. This pin should not be left floating.
VBAK	Supply	Backup supply voltage: A 3V battery or a large value capacitor. If V_{DD} <3.6V and no
	11 5	backup supply is used, this pin should be tied to V_{DD} . If V_{DD} >3.6V and no backup
		supply is used, this pin should be left floating and the VBC bit should be set.
VDD	Supply	Supply Voltage.
VSS	Supply	Ground

Overview

The FM31xxx family combines a serial nonvolatile RAM with a real-time clock (RTC) and a processor companion. The companion is a highly integrated peripheral including a processor supervisor, a comparator used for early power-fail warning, nonvolatile event counters, and a 64-bit serial number. The FM31xxx integrates these complementary but distinct functions that share a common interface in a single package. Although monolithic, the product is organized as two logical devices. the FRAM memory and the RTC/companion. From the system perspective they appear to be two separate devices with unique IDs on the serial bus.

The memory is organized as a stand-alone 2-wire nonvolatile memory with a standard device ID value. The real-time clock and supervisor functions are accessed with a separate 2-wire device ID. This allows clock/calendar data to be read while maintaining the most recently used memory address. The clock and supervisor functions are controlled by 25 special function registers. The RTC and event counter circuits are maintained by the power source on the VBAK pin, allowing them to operate from battery or backup capacitor power when V_{DD} drops below an internally set threshold. Each functional block is described below.

Memory Operation

The FM31xxx is a family of products available in different memory sizes including 4Kb, 16Kb, 64Kb, and 256Kb. The family is software compatible, all versions use consistent two-byte addressing for the memory device. This makes the lowest density device different from its stand-alone memory counterparts but makes them compatible within the entire family.

Memory is organized in bytes, for example the 4Kb memory is 512 x 8 and the 256Kb memory is 32,768 x 8. The memory is based on FRAM technology. Therefore it can be treated as RAM and is read or written at the speed of the two-wire bus with no delays for write operations. It also offers effectively unlimited write endurance unlike other nonvolatile memory technologies. The 2-wire interface protocol is described further on page 13.

The memory array can be write-protected by software. Two bits in the processor companion area (WP0, WP1 in register 0Bh) control the protection setting as shown in the following table. Based on the setting, the protected addresses cannot be written and the 2-wire interface will not acknowledge any data to protected addresses. The special function registers containing these bits are described in detail below.

Write protect addresses	WP1	WP0
None	0	0
Bottom 1/4	0	1
Bottom 1/2	1	0
Full array	1	1


Processor Companion


In addition to nonvolatile RAM, the FM31xxx family incorporates a highly integrated processor companion. It includes a low voltage reset, a programmable watchdog timer, battery-backed event counters, a comparator for early power-fail detection or other purposes, and a 64-bit serial number.

Processor Supervisor

Supervisors provide a host processor two basic functions: detection of power supply fault conditions and a watchdog timer to escape a software lockup condition. All FM31xxx devices have a reset pin (/RST) to drive the processor reset input during power faults (and power-up) and software lockups. It is an open drain output with a weak internal pull-up to V_{DD} . This allows other reset sources to be wire-OR'd to the /RST pin. When V_{DD} is above the programmed trip point, /RST output is pulled weakly to V_{DD} . If V_{DD} drops below the reset trip point voltage level (V_{TP}) the /RST pin will be driven low. It will remain low until V_{DD} falls too low for circuit operation which is the V_{RST} level. When V_{DD} rises again above V_{TP}, /RST will continue to drive low for at least 100 ms (t_{RPU}) to ensure a robust system reset at a reliable V_{DD} level. After t_{RPU} has been met, the /RST pin will return to the weak high state. While /RST is asserted, serial bus activity is locked out even if a transaction occurred as V_{DD} dropped below V_{TP}. A memory operation started while V_{DD} is above V_{TP} will be completed internally.

The bits VTP1 and VTP0 control the trip point of the low voltage detect circuit. They are located in register 0Bh, bits 1 and 0. The figure below illustrates the reset operation in response to the V_{DD} voltage.





The watchdog timer can also be used to assert the reset signal (/RST). The watchdog is a free running programmable timer. The period can be software programmed from 100 ms to 3 seconds in 100 ms increments via a 5-bit nonvolatile register. All programmed settings are minimum values and vary with temperature according to the operating specifications. The watchdog has two additional controls associated with its operation, a watchdog enable bit (WDE) and timer restart bits (WR). Both the enable bit must be set and the watchdog must timeout in order to drive /RST active. If a reset event occurs, the timer will automatically restart on the rising edge of the reset pulse. If not enabled, the watchdog timer runs but has no effect on /RST. Note that setting the maximum timeout setting (11111b) disables the counter to save power. The second control is a nibble that restarts the timer preventing a reset. The timer should be restarted after changing the timeout value.

The watchdog timeout value is located in register 0Ah, bits 4-0, and the watchdog enable is bit 7. The watchdog is restarted by writing the pattern 1010b to the lower nibble of register 09h. Writing this pattern will also cause the timer to load new timeout values. Writing other patterns to this address will not affect its operation. Note the watchdog timer is free-running. Prior to enabling it, users should restart the timer as described above. This assures that the full timeout period will be set immediately after enabling. The watchdog is disabled when V_{DD} is below V_{TP}. The following table summarizes the watchdog bits. A block diagram follows.

Watchdog timeout	WDT4-0	0Ah, bits 4-0
Watchdog enable	WDE	0Ah, bit 7
Watchdog restart	WR3-0	09h, bits 3-0




Figure 3. Watchdog Timer

Manual Reset

The /RST pin is bi-directional and allows the FM31xxx to filter and de-bounce a manual reset switch. The /RST input detects an external low condition and responds by driving the /RST signal low for 100 ms.




Figure 4. Manual Reset

Note that an internal weak pull-up on /RST eliminates the need for additional external components.

Reset Flags

In case of a reset condition, a flag will be set to indicate the source of the reset. A low V_{DD} reset is indicated by the POR flag, register 09h bit 6. A watchdog reset is indicated by the WTR flag, register 09h bit 7. A manual reset will result in no flag being set, so the absence of a flag is a manual reset. Note that the flags are internally set in response to reset sources, but they must be cleared by the user. When the register is read, it is possible that both flags are set if both have occurred since the user last cleared them.

Early Power Fail Comparator

An early power fail warning can be provided to the processor well before V_{DD} drops out of spec. The comparator is used to create a power fail interrupt (NMI). This can be accomplished by connecting the PFI pin to the unregulated power supply via a resistor divider. An application circuit is shown below. The voltage on the PFI input pin is compared to an onboard 1.2V reference. When the PFI input voltage drops below this threshold, the comparator will drive the CAL/PFO pin to a low state. The comparator has 300 mV (nominal) of hysteresis to reduce noise sensitivity.




Figure 5. Comparator as Early Power-Fail Warning

The comparator is a general purpose device and its application is not limited to the NMI function.

The comparator is not integrated into the special function registers except as it shares its output pin with the CAL output. When the RTC calibration mode is invoked by setting the CAL bit (register 00h, bit 2), the CAL/PFO output pin will be driven with a 512 Hz square wave and the comparator will be ignored. Since most users only invoke the calibration mode during production, this should have no impact on system operations using the comparator.

Note: The maximum voltage on the comparator input PFI is limited to 3.75V under normal operating conditions.

Event Counter

The FM31xxx offers the user two battery-backed event counters. Input pins CNT1 and CNT2 are programmable edge detectors. Each clocks a 16-bit counter. When an edge occurs, the counters will increment their respective registers. Counter 1 is located in registers 0Dh and 0Eh, Counter 2 is located in registers 0Fh and 10h. These register values can be read anytime VDD is above VTP, and they will be incremented as long as a valid VBAK power source is provided. To read, set the RC bit register 0Ch bit 3 to 1. This takes a snapshot of all four counter bytes allowing a stable value even if a count occurs during the read. The registers can be written by software allowing the counters to be cleared or initialized by the system. Counts are blocked during a write operation. The two counters can be cascaded to create a single 32-bit counter by setting the CC control bit (register 0Ch). When cascaded, the CNT1 input will cause the counter to increment. CNT2 is not used in this mode.

The control bits for event counting are located in register 0Ch. Counter 1 Polarity is bit C1P, bit 0; Counter 2 Polarity is C2P, bit 1; the Cascade Control is CC, bit 2; and the Read Counter bit is RC bit 3.




Figure 6. Event Counter

Serial Number

A memory location to write a 64-bit serial number is provided. It is a writeable nonvolatile memory block

that can be locked by the user once the serial number is set. The 8 bytes of data and the lock bit are all accessed via the device ID for the processor companion. Therefore the serial number area is separate and distinct from the memory array. The serial number registers can be written an unlimited number of times, so these locations are general purpose memory. *However once the lock bit is set the values cannot be altered and the lock cannot be removed.* Once locked the serial number registers can still be read by the system.

The serial number is located in registers 11h to 18h. The lock bit is SNL, register 0Bh bit 7. Setting the SNL bit to a 1 disables writes to the serial number registers, and *the SNL bit cannot be cleared*.

Real-Time Clock Operation

The real-time clock (RTC) is a timekeeping device that can be battery or capacitor backed for permanently-powered operation. It offers a software calibration feature that allows high accuracy.

The RTC consists of an oscillator, clock divider, and a register system for user access. It divides down the 32.768 kHz time-base and provides a minimum resolution of seconds (1Hz). Static registers provide the user with read/write access to the time values. It includes registers for seconds, minutes, hours, dayof-the-week, date, months, and years. A block diagram (Figure 7) illustrates the RTC function.

The user registers are synchronized with the timekeeper core using R and W bits in register 00h described below. Changing the R bit from 0 to 1 transfers timekeeping information from the core into holding registers that can be read by the user. If a timekeeper update is pending when R is set, then the core will be updated prior to loading the user registers. The registers are frozen and will not be updated again until the R bit is cleared to 0. R is used for reading the time.

Setting the W bit to 1 locks the user registers. Clearing it to 0 causes the values in the user registers to be loaded into the timekeeper core. W is used for writing new time values. Users should be certain not to load invalid values, such as FFh, to the timekeeping registers. Updates to the timekeeping core occur continuously except when locked.

Backup Power

The real-time clock/calendar is intended to be permanently powered. When the primary system power fails, the voltage on the VDD pin will drop. When VDD is less 2.5V the RTC (and event counters) will switch to the backup power supply on VBAK. The clock operates at extremely low current in order to maximize battery or capacitor life.

However, an advantage of combining a clock function with FRAM memory is that data is not lost regardless of the backup power source.

When a battery is used as a backup source, V_{DD} must be applied prior to inserting the battery to prevent battery drain. Once V_{DD} is applied and a battery is inserted, the current drain on the battery is guaranteed to be less than $I_{BAK}(max)$.

Trickle Charger

To facilitate capacitor backup the VBAK pin can optionally provide a trickle charge current. When the VBC bit, register 0Bh bit 2, is set to 1 the VBAK pin will source approximately 4 μ A until VBAK reaches VDD or 3.75V whichever is less. In 3V systems, this charges the capacitor to VDD without an external diode and resistor charger. In 5V systems, it provides the same convenience and also prevents the user from exceeding the VBAK maximum voltage specification.

⁹ Note: systems using lithium batteries should clear the VBC bit to 0 to prevent battery charging. The VBAK circuitry includes an internal 1 K Ω series resistor as a safety element.




Figure 7. Real-Time Clock Core Block Diagram

Calibration

When the CAL bit in a register 00h is set to 1, the clock enters calibration mode. In calibration mode, the CAL/PFO output pin is dedicated to the calibration function and the power fail output is temporarily unavailable. Calibration operates by applying a digital correction to the counter based on the frequency error. In this mode, the CAL/PFO pin is driven with a 512 Hz (nominal) square wave. Any measured deviation from 512 Hz translates into a timekeeping error. The user converts the measured error in ppm and writes the appropriate correction value to the calibration register. The correction factors are listed in the table below. Positive ppm errors require a negative adjustment that removes

pulses. Negative ppm errors require a positive correction that adds pulses. Positive ppm adjustments have the CALS (sign) bit set to 1, where as negative ppm adjustments have CALS = 0. After calibration, the clock will have a maximum error of ± 2.17 ppm or ± 0.09 minutes per month at the calibrated temperature.

The calibration setting is stored in FRAM so is not lost should the backup source fail. It is accessed with bits CAL.4-0 in register 01h. This value only can be written when the CAL bit is set to a 1. To exit the calibration mode, the user must clear the CAL bit to a 0. When the CAL bit is 0, the CAL/PFO pin will revert to the power fail output function.

Calibration Adjustments

	Positive Calibration for slow clocks: Calibration will achieve +/- 2.17 PPM after calibration											
	Measured Frequency Range		Error Range ((PPM)								
	Min	Max	Min	Max	Program Calibration Register to:							
0	512.0000	511.9989	0	2.17	000000							
1	511.9989	511.9967	2.18	6.51	100001							
2	511.9967	511.9944	6.52	10.85	100010							
3	511.9944	511.9922	10.86	15.19	100011							
4	511.9922	511.9900	15.20	19.53	100100							
5	511.9900	511.9878	19.54	23.87	100101							
6	511.9878	511.9856	23.88	28.21	100110							

7	511.9856	511.9833	28.22	32.55	100111
8	511.9833	511.9811	32.56	36.89	101000
9	511.9811	511.9789	36.90	41.23	101001
10	511.9789	511.9767	41.24	45.57	101010
11	511.9767	511.9744	45.58	49.91	101011
12	511.9744	511.9722	49.92	54.25	101100
13	511.9722	511.9700	54.26	58.59	101101
14	511.9700	511.9678	58.60	62.93	101110
15	511.9678	511.9656	62.94	67.27	101111
16	511.9656	511.9633	67.28	71.61	110000
17	511.9633	511.9611	71.62	75.95	110001
18	511.9611	511.9589	75.96	80.29	110010
19	511.9589	511.9567	80.30	84.63	110011
20	511.9567	511.9544	84.64	88.97	110100
21	511.9544	511.9522	88.98	93.31	110101
22	511.9522	511.9500	93.32	97.65	110110
23	511.9500	511.9478	97.66	101.99	110111
24	511.9478	511.9456	102.00	106.33	111000
25	511.9456	511.9433	106.34	110.67	111001
26	511.9433	511.9411	110.68	115.01	111010
27	511.9411	511.9389	115.02	119.35	111011
28	511.9389	511.9367	119.36	123.69	111100
29	511.9367	511.9344	123.70	128.03	111101
30	511.9344	511.9322	128.04	132.37	111110
31	511.9322	511.9300	132.38	136.71	111111

	Negative Calibration for fast clocks: Calibration will achieve +/- 2.17 PPM after calibration										
	Measured Fre	quency Range	Error Ran	ge (PPM)							
	Min	Max	Min	Max	Program Calibration Register to:						
0	512.0000	512.0011	0	2.17	000000						
1	512.0011	512.0033	2.18	6.51	000001						
2	512.0033	512.0056	6.52	10.85	000010						
3	512.0056	512.0078	10.86	15.19	000011						
4	512.0078	512.0100	15.20	19.53	000100						
5	512.0100	512.0122	19.54	23.87	000101						
6	512.0122	512.0144	23.88	28.21	000110						
7	512.0144	512.0167	28.22	32.55	000111						
8	512.0167	512.0189	32.56	36.89	001000						
9	512.0189	512.0211	36.90	41.23	001001						
10	512.0211	512.0233	41.24	45.57	001010						
11	512.0233	512.0256	45.58	49.91	001011						
12	512.0256	512.0278	49.92	54.25	001100						
13	512.0278	512.0300	54.26	58.59	001101						
14	512.0300	512.0322	58.60	62.93	001110						
15	512.0322	512.0344	62.94	67.27	001111						
16	512.0344	512.0367	67.28	71.61	010000						
17	512.0367	512.0389	71.62	75.95	010001						
18	512.0389	512.0411	75.96	80.29	010010						
19	512.0411	512.0433	80.30	84.63	010011						
20	512.0433	512.0456	84.64	88.97	010100						
21	512.0456	512.0478	88.98	93.31	010101						
22	512.0478	512.0500	93.32	97.65	010110						
23	512.0500	512.0522	97.66	101.99	010111						
24	512.0522	512.0544	102.00	106.33	011000						
25	512.0544	512.0567	106.34	110.67	011001						
26	512.0567	512.0589	110.68	115.01	011010						
27	512.0589	512.0611	115.02	119.35	011011						
28	512.0611	512.0633	119.36	123.69	011100						
29	512.0633	512.0656	123.70	128.03	011101						
30	512.0656	512.0678	128.04	132.37	011110						
31	512.0678	512.0700	132.38	136.71	011111						

Register Map

The RTC and processor companion functions are accessed via 25 special function registers mapped to a separate 2wire device ID. The interface protocol is described below. The registers contain timekeeping data, control bits, or information flags. A description of each register follows the summary table below.

Register Map Summary Table

Nonvolatile = 🗌 Battery-backed = 🗌

			1							
Address	D7	D6	D5	D4	D3	D2	Function	Range		
18h			Serial Number 7	FFh						
17h			Serial Number 6	FFh						
16h				Serial Number 5	FFh					
15h				al Number E					Serial Number 4	FFh
14h				al Number E					Serial Number 3	FFh
13h			Seria	al Number E	Byte 2				Serial Number 2	FFh
12h				al Number E	,				Serial Number 1	FFh
11h				al Number E	,				Serial Number 0	FFh
10h				ounter 2 MS					Event Counter 2 MSB	FFh
0Fh				ounter 2 LS					Event Counter 2 LSB	FFh
0Eh			С	ounter 1 MS	SB				Event Counter 1 MSB	FFh
0Dh			C	ounter 1 LS					Event Counter 1 LSB	FFh
0Ch					RC	CC	C2P	C1P	Event Count Control	
0Bh	SNL	-	-	WP1	WP0	VBC	VTP1	VTP0	Companion Control	
0Ah	WDE	-	-	WDT4	WDT3	WDT2	WDT1	WDT0	Watchdog Control	
09h	WTR	POR	LB	-	WR3	WR2	WR1	WR0	Watchdog Restart/Flag	S
08h		10 y	rears			ye	ars		Years	00-99
07h	0	0	0	10 mo		moi	nths		Month	1-12
06h	0	0	10 (date		da	ate		Date	1-31
05h	0	0	0	0	0		day		Day	1-7
04h	0	0	10 h	ours		ho	urs		Hours	0-23
03h	0		10 minutes			min	utes		Minutes	0-59
02h	0		10 seconds				onds		Seconds	0-59
01h	/OSCEN	reserved	CALS	CAL4	CAL3	CAL2	CAL1	CAL0	CAL/Control	
00h	reserved	CF	reserved	reserved	reserved	CAL	W	R	RTC Control	

Register Description

Address Description

18h	Serial Num	nber Byte 7												
	D7	D6	D5	D4	D3	D2	D1	D0						
	SN.63	SN.62	SN.61	SN.60	SN.59	SN.58	SN.57	SN.56						
		of the serial nun												
1 7h	Serial Nun	nber Byte 6			· · ·									
	D7	D6	D5	D4	D3	D2	D1	D0						
	SN.55	SN.54	SN.53	SN.52	SN.51	SN.50	SN.49	SN.48						
		serial number.						511.10						
16h	Serial Nun			,	5									
	D7	D6	D5	D4	D3	D2	D1	D0						
	SN.47	SN.46	SN.45	SN.44	SN.43	SN.42	SN.41	SN.40						
								511.40						
5h	Byte 5 of the serial number. Read/write when SNL=0, read-only when SNL=1. Nonvolatile. Serial Number Byte 4													
	D7	D6	D5	D4	D3	D2	D1	D0						
	SN.39	SN.38	SN.37	SN.36	SN.35	SN.34	SN.33	SN.32						
		serial number.						511.52						
4h		iber Byte 3	10000 11100 111	10 11 51 (2) 0, 100		1.1.0110								
	D7	D6	D5	D4	D3	D2	D1	D0						
	SN.31 Byte 3 of the	SN.30	SN.29 Read/write wh	SN.28 ven SNI =0, rea	SN.27	SN.26 SNI =1 Nonvo	SN.25	SN.24						
3h	Byte 3 of the serial number. Read/write when SNL=0, read-only when SNL=1. Nonvolatile. Serial Number Byte 2													
511	D7	Der Dyte 2	D5	D4	D3	D2	D1	D0						
		-												
	SN.23	SN.22	SN.21	SN.20	SN.19	SN.18	SN.17	SN.16						
2h	Byte 2 of the serial number. Read/write when SNL=0, read-only when SNL=1. Nonvolatile. Serial Number Byte 1													
211	D7	Der Byte 1 D6	D5	D4	D3	D2	D1	D0						
								-						
	SN.15	SN.14	SN.13	SN.12	SN.11	SN.10	SN.9	SN.8						
11		Byte 1 of the serial number. Read/write when SNL=0, read-only when SNL=1. Nonvolatile.												
l1h	Serial Num	Der Byte U	D5	D4	D2	D 2	D1	DA						
	D7	Do	D5	D4	D3	D2	D1	D0						
	SN.7	SN.6	SN.5	SN.4	SN.3	SN.2	SN.1	SN.0						
		erial number. R	ead/write when	n SNL=0, read-	only when SN	JL=1. Nonvola	tile.							
l0h	Counter 2			5.4				5.0						
	D7	D6	D5	D4	D3	D2	D1	D0						
	C2.15	C2.14	C2.13	C2.12	C2.11	C2.10	C2.9	C2.8						
		er 2 MSB. Incr	ements on over	flows from Co	unter 2 LSB. H	Battery-backed	, read/write.							
)Fh	Counter 2					1	1	1						
	D7	D6	D5	D4	D3	D2	D1	D0						
	C2.7	C2.6	C2.5	C2.4	C2.3	C2.2	C2.1	C2.0						
		er 2 LSB. Incre		rammed edge e	vent on CNT2	input or overf	lows from Cou	nter 1 MSE						
		Battery-backed	l, read/write .											
Eh	Counter 1					1	1	1						
	D7	D6	D5	D4	D3	D2	D1	D0						
	C1.15	C1.14	C1.13	C1.12	C1.11	C1.10	C1.9	C1.8						
		er 1 MSB. Incr												
)Dh	Counter 1	LSB												
	D7	D6	D5	D4	D3	D2	D1	D0						
	C1.7	C1.6	C1.5	C1.4	C1.3	C1.2	C1.1	C1.0						
	Event Count		C1.5	U1.7	01.5		C1.1	01.0						

0Ch	Event Counter Control												
	D7	D6	D5	D4	D3	D2	D1	D0					
	-	-	-	-	RC	CC	C2P	C1P					
RC					ot of the four counter will be automatical		g the system to	read the					
CC	C1P and C Counter 2	2P respectivel	y. When CC= nost significat	1, the cour nt 16-bits o	s operate independe ters are cascaded to f the counter and C	create one 32-b	it counter. The	registers of					
C2P	backed, rea	ad/write.			edges when C2P =			1. Battery-					
C1P	CNT1 dete	cts falling edg	ges when C1P	= 0, rising	edges when C1P =	1. Battery-backe	ed, read/write.						
0Bh	Compani	on Control											
0211	D7	D6	D5	D4	D3	D2	D1	D0					
	SNL	-	-	WP	1 WPO	VBC	VTP1	VTP0					
SNL	Serial Num	nber Lock. Set ice set to 1. N		kes registe	rs 11h to 18h and S								
WP1-0					ion of the memory	array. Nonvolati	le, read/write.						
				WD1	WP0								
	<u>\</u>	Write protect	addresses	WP1	WFU								
	Ν	None	addresses	0	0								
	N E	None Bottom 1/4	addresses										
	N E	None	addresses										
	P E E F	None Bottom 1/4 Bottom 1/2 Full array		0 0 1 1	0 1 0 1								
VBC	VBAK Cha VBC to 0 c	None Bottom 1/4 Bottom 1/2 Full array arger Control. disables the ch	Setting VBC arge current.	0 0 1 1 to 1 causes Nonvolatile	$ \begin{array}{c} 0\\ 1\\ 0\\ 1\\ a 4 \mu\text{A trickle char}\\ \text{e, read/write.} \end{array} $	-		-					
VBC VTP1-0	VBAK Cha VBC to 0 c	None Bottom 1/4 Bottom 1/2 Full array arger Control. disables the ch	Setting VBC arge current.	0 0 1 1 to 1 causes Nonvolatile	$ \begin{array}{c} 0\\ 1\\ 0\\ 1\\ a 4 \mu\text{A trickle char} \end{array} $	-		-					
	VBAK Cha VBC to 0 c VTP select	None Bottom 1/4 Bottom 1/2 Full array arger Control. disables the ch	Setting VBC arge current. ontrol the rese	0 0 1 1 to 1 causes Nonvolatile	$ \begin{array}{c} 0\\ 1\\ 0\\ 1\\ a 4 \mu\text{A trickle char}\\ \text{e, read/write.} \end{array} $	-		-					
	VBAK Cha VBC to 0 c VTP select	None Bottom 1/4 Bottom 1/2 Full array arger Control. disables the ch these bits co VTP 2.6V	Setting VBC arge current. ontrol the rese	0 0 1 to 1 causes Nonvolatile t trip point	$ \begin{array}{c} 0\\ 1\\ 0\\ 1\\ a 4 \mu\text{A trickle char}\\ \text{e, read/write.} \end{array} $	-		-					
	VBAK Cha VBC to 0 c VTP select	None Bottom 1/4 Bottom 1/2 Full array arger Control. disables the ch t. These bits co VTP 2.6V 2.9V	Setting VBC arge current. ontrol the rese VTP1 V	0 0 1 to 1 causes <u>Nonvolatile</u> t trip point	$ \begin{array}{c} 0\\ 1\\ 0\\ 1\\ a 4 \mu\text{A trickle char}\\ \text{e, read/write.} \end{array} $	-		-					
	VBAK Cha VBC to 0 c VTP select	None Bottom 1/4 Bottom 1/2 Full array arger Control. disables the ch these bits co VTP 2.6V	Setting VBC arge current. ontrol the rese VTP1 V 0	0 0 1 to 1 causes <u>Nonvolatile</u> t trip point	$ \begin{array}{c} 0\\ 1\\ 0\\ 1\\ a 4 \mu\text{A trickle char}\\ \text{e, read/write.} \end{array} $	-		-					

0Ah	Watchdo	g Control							
	D7	D6	D5	D4		D3	D2	D1	D0
	WDE	-	-	WDT4	W	/DT3	WDT2	WDT1	WDT0
WDE	timer runs	but has no effe		ote as the tim	er is free	-running,	users should	restart the til	nen WDE = 0 the mer using WR3-0 write.
WDT4-0	timeouts ar	e loaded wher	cates the minim the timer is re	started by wi	riting the	1010b pa	ttern to WR3	-0. Nonvolat	
		<u>Vatchdog tin</u>		0 0	WDT3		WDT1 WD	0	
		nvalid – defa 00 ms	luit 100 ms	0	0 0	0	0	0	
	_			0			0	1	
		200 ms		0	0	0	1	0	
	3	300 ms		0	0	0	1	1	
	2	2000 ms		1	0	1	0	0	
	2	2100 ms		1	0	1	0	1	
	2	200 ms		1	0	1	1	0	
	2	: 2900 ms		1	1	1	0	1	
		3000 ms		1	1	1	1	0	
	-	Disable count	er	1	1	1	1	1	

09h	Watchdo	g Restart &	Flags					
	D7	D6	D5	D4	D3	D2	D1	D0
	WTR	POR	LB	-	WR3	WR2	WR1	WR0
WTR				/RST signal is a				
	must be cleared by the user. Note that both WTR and POR could be set if both reset sources have occurred since							
	the flags were cleared by the user. Battery-backed. Read/Write (internally set, user can only clear this bit).							
POR	Power-on I	Reset Flag: W	hen the /RST si	gnal is activated	l by VDD < VT	FP, the POR bit	t will be set to 1	. It must be
	cleared by	the user. Note	that both WTR	and POR could	be set if both	reset sources ha	ave occurred sin	nce the flags
	were cleare	ed by the user.	Battery-backed	d. Read/Write (internally set, u	ser can only cl	ear this bit).	-
LB	Low Backu	ıp Flag: On po	ower up, if the V	BAK source is	below the min	imum voltage t	to operate the R	TC and event
	counters, th	his bit will be	set to 1. The use	er should clear i	t to 0 when init	tializing the sys	stem. Battery-b	acked.
	Read/Write	e (internally se	et, user can only	v clear this bit).				
WR3-0	Watchdog Restart: Writing a pattern 1010b to WR3-0 restarts the watchdog timer. The upper nibble contents do							
	not affect t	his operation.	Writing any pa	attern other that	n 1010b to WR	3-0 has no eff	ect on the time	r. This allows
	users to set	or clear the W	VTR and POR f	lags without aff	ecting the wate	hdog timer. W	rite-only.	

08h	Timekeep	oing – Years	;							
	D7	D6	D5	D4	D3	D2	D1	D0		
	10 year.3	10 year.2	10 year.1	10 year.0	Year.3	Year.2	Year.1	Year.0		
	Contains th	ne lower two H	BCD digits of th	ne year. Lower n	nibble contains					
		or 10s of years	s. Each nibble o	perates from 0	to 9. The range	for the register	is 0-99. Batter	y-backed,		
	read/write.									
07h		oing – Mont		5.			51	5.0		
	D7	D6	D5	D4	D3	D2	D1	D0		
	0	0	0	10 Month	Month.3	Month.2	Month.1	Month.0		
				Lower nibble c						
			the upper digit	and operates fro	m 0 to 1. The	range for the re	gister is 1-12. I	Battery-		
06h	backed, rea		of the month							
UUII	D7	Date Date	D5	D4	D3	D2	D1	D0		
					_			-		
	0	0	10 date.1	10 date.0	Date.3	Date.2	Date.1	Date.0		
				the month. Low						
	read/write.	le contains the	e upper digit and	d operates from	0 to 3. The ran	ge for the regis	ter 1s 1-31. Bat	tery-backed,		
05h		Timekeeping – Day of the week								
	D7	D6	D5	D4	D3	D2	D1	D0		
					_			-		
	0	0	0		0	Day.2	Day.1	Day.0		
	Lower nibble contains a value that correlates to day of the week. Day of the week is a ring counter that counts from 1 to 7 then returns to 1. The user must assign meaning to the day value, as the day is not integrated with the									
		ry-backed, rea		lust assign mea	ing to the day	value, as the ua	ty is not integre	iicu witii tiic		
04h		Timekeeping – Hours								
	D7	D6	D5	D4	D3	D2	D1	D0		
	0	0	10 hours.1	10 hours.0	Hours.3	Hours2	Hours.1	Hours.0		
		Contains the BCD value of hours in 24-hour format. Lower nibble contains the lower digit and operates from 0 to 9; upper nibble (two bits) contains the upper digit and operates from 0 to 2. The range for the register is 0-23.								
		cked, read/wri			1	U	U			
03h	Timekeep	oing – Minu	tes							
	D7	D6	D5	D4	D3	D2	D1	D0		
	0	10 min.2	10 min.1	10 min.0	Min.3	Min.2	Min.1	Min.0		
				wer nibble conta						
				erates from 0 to						
	read/write.									
02h		oing – Secon								
	D7	D6	D5	D4	D3	D2	D1	D0		
	0	10 sec.2	10 sec.1	10 sec.0	Seconds.3	Seconds.2	Seconds.1	Seconds.0		
	Contains th	ne BCD value	of seconds. Low	wer nibble conta	ains the lower c	ligit and operat	es from 0 to 9;	upper nibble		
	contains th	a unnar digit g	and anaratas fra	m 0 to 5. The ra	ango for the rea	inter in 0 50 D	ottom, boolrad			


01h	CAL/Contr	ol								
	D7	D7 D6 D5 D4 D3 D2 D1 D0								
	OSCEN	Reserved	CALS	CAL.4	CAL.3	CAL.2	CAL.1	CAL.0		
/OSCEN	/Oscillator Enable. When set to 1, the oscillator is halted. When set to 0, the oscillator runs. Disabling the oscillator can save battery power during storage. On a power-up without battery, this bit is set to 1. Battery-backed, read/write.									
Reserved	Reserved bits	s. Do not use. S	hould remain s	et to 0.						
CALS	Calibration sign. Determines if the calibration adjustment is applied as an addition to or as a subtraction from the time-base. Calibration is explained on page 7. Nonvolatile, read/write.									
CAL.4-0	These five bit	ts control the ca	alibration of the	e clock. Nonvol	atile, read/wri	te.				

00h	Flags/Contr	rol						
	D7	D6	D5	D4	D3	D2	D1	D0
	Reserved	CF	Reserved	Reserved	Reserved	CAL	W	R
CF	indicates a ne	w century, such nation as need	h as going fron	1 when the value n 1999 to 2000 cleared to 0 whe	or 2099 to 210	00. The user s	hould record	the new
CAL				enters calibratied by the powe				k operates
W	them with up		etting the W bi	updates of the u t to 0 causes th				
R	registers. The	user can then	read them with	static image of t out concerns ov apture, so the b	ver changing v	alues causing	system errors	s. The R bit
Reserved	Reserved bits	. Do not use. S	hould remain s	et to 0.				

Two-wire Interface

The FM31xxx employs an industry standard twowire bus that is familiar to many users. This product is unique since it incorporates two logical devices in one chip. Each logical device can be accessed individually. Although monolithic, it appears to the system software to be two separate products. One is a memory device. It has a Slave Address (Slave ID = 1010b) that operates the same as a stand-alone memory device. The second device is a real-time clock and processor companion which have a unique Slave Address (Slave ID = 1101b). By convention, any device that is sending data onto the bus is the transmitter while the target device for this data is the receiver. The device that is controlling the bus is the master. The master is responsible for generating the clock signal for all operations. Any device on the bus that is being controlled is a slave. The FM31xxx is always a slave device.

The bus protocol is controlled by transition states in the SDA and SCL signals. There are four conditions: Start, Stop, Data bit, and Acknowledge. The figure below illustrates the signal conditions that specify the four states. Detailed timing diagrams are shown in the Electrical Specifications section.



Start Condition

A Start condition is indicated when the bus master drives SDA from high to low while the SCL signal is high. All read and write transactions begin with a Start condition. An operation in progress can be aborted by asserting a Start condition at any time. Aborting an operation using the Start condition will ready the FM31xxx for a new operation.

If the power supply drops below the specified VTP during operation, any 2-wire transaction in progress will be aborted and the system must issue a Start condition prior to performing another operation.

Stop Condition

A Stop condition is indicated when the bus master drives SDA from low to high while the SCL signal is high. All operations must end with a Stop condition. If an operation is pending when a stop is asserted, the operation will be aborted. The master must have control of SDA (not a memory read) in order to assert a Stop condition.

Data/Address Transfer

All data transfers (including addresses) take place while the SCL signal is high. Except under the two conditions described above, the SDA signal should not change while SCL is high.

Acknowledge

The Acknowledge (ACK) takes place after the 8th data bit has been transferred in any transaction. During this state the transmitter must release the SDA bus to allow the receiver to drive it. The receiver drives the SDA signal low to acknowledge receipt of the byte. If the receiver does not drive SDA low, the condition is a No-Acknowledge (NACK) and the operation is aborted.

The receiver might NACK for two distinct reasons. First is that a byte transfer fails. In this case, the NACK ends the current operation so that the part can be addressed again. This allows the last byte to be recovered in the event of a communication error.


Second and most common, the receiver does not send an ACK to deliberately terminate an operation. For example, during a read operation, the FM31xxx will continue to place data onto the bus as long as the receiver sends ACKs (and clocks). When a read operation is complete and no more data is needed, the receiver must NACK the last byte. If the receiver ACKs the last byte, this will cause the FM31xxx to attempt to drive the bus on the next clock while the master is sending a new command such as a Stop.

Slave Address

The first byte that the FM31xxx expects after a Start condition is the slave address. As shown in figures below, the slave address contains the Slave ID, Device Select address, and a bit that specifies if the transaction is a read or a write.

The FM31xxx has two Slave Addresses (Slave IDs) associated with two logical devices. To access the memory device, bits 7-4 should be set to 1010b. The other logical device within the FM31xxx is the real-time clock and companion. To access this device, bits 7-4 of the slave address should be set to 1101b. A bus transaction with this slave address will not affect the memory in any way. The figures below illustrate the two Slave Addresses.

The Device Select bits allow multiple devices of the same type to reside on the 2-wire bus. The device select bits (bits 2-1) select one of four parts on a two-wire bus. They must match the corresponding value on the external address pins in order to select the device. Bit 0 is the read/write bit. A "1" indicates a read operation, and a "0" indicates a write operation.



Addressing Overview – Memory

After the FM31xxx acknowledges the Slave Address, the master can place the memory address on the bus for a write operation. The address requires two bytes. This is true for all members of the family. Therefore the 4Kb and 16Kb configurations will be addressed differently from stand alone serial memories but the entire family will be upwardly compatible with no software changes.

The first is the MSB (upper byte). For a given density unused address bits are don't cares, but should be set to 0 to maintain upward compatibility.

Following the MSB is the LSB (lower byte) which contains the remaining eight address bits. The address is latched internally. Each access causes the latched address to be incremented automatically. The current address is the value that is held in the latch, either a newly written value or the address following the last access. The current address will be held as long as VDD > VTP or until a new value is written. Accesses to the clock do not affect the current memory address. Reads always use the current address. A random read address can be loaded by beginning a write operation as explained below.

After transmission of each data byte, just prior to the Acknowledge, the FM31xxx increments the internal address. This allows the next sequential byte to be accessed with no additional addressing externally. After the last address is reached, the address latch will roll over to 0000h. There is no limit to the number of bytes that can be accessed with a single read or write operation.

Addressing Overview – RTC & Companion

The RTC and Processor Companion operate in a similar manner to the memory, except that it uses only one byte of address. Addresses 00h to 18h correspond to special function registers. Attempting to load addresses above 18h is an illegal condition; the FM31xxx will return a NACK and abort the 2-wire transaction.

Data Transfer

After the address information has been transmitted, data transfer between the bus master and the FM31xxx begins. For a read, the FM31xxx will place 8 data bits on the bus then wait for an ACK from the master. If the ACK occurs, the FM31xxx will transfer the next byte. If the ACK is not sent, the FM31xxx will end the read operation. For a write operation, the FM31xxx will accept 8 data bits from the master then send an Acknowledge. All data transfer occurs MSB (most significant bit) first.

Memory Write Operation

All memory writes begin with a Slave Address, then a memory address. The bus master indicates a write operation by setting the slave address LSB to a 0. After addressing, the bus master sends each byte of data to the memory and the memory generates an Acknowledge condition. Any number of sequential bytes may be written. If the end of the address range is reached internally, the address counter will wrap to 0000h. Internally, the actual memory write occurs after the 8th data bit is transferred. It will be complete before the Acknowledge is sent. Therefore, if the user desires to abort a write without altering the memory contents, this should be done using a Start or Stop condition prior to the 8th data bit. The figures below illustrate a single- and multiple-writes to memory.




Figure 11. Single Byte Memory Write




Figure 12. Multiple Byte Memory Write

Memory Read Operation

There are two types of memory read operations. They are current address read and selective address read. In a current address read, the FM31xxx uses the internal address latch to supply the address. In a selective read, the user performs a procedure to first set the address to a specific value.

Current Address & Sequential Read

As mentioned above the FM31xxx uses an internal latch to supply the address for a read operation. A current address read uses the existing value in the address latch as a starting place for the read operation. The system reads from the address immediately following that of the last operation.

To perform a current address read, the bus master supplies a slave address with the LSB set to 1. This indicates that a read operation is requested. After receiving the complete device address, the FM31xxx will begin shifting data out from the current address on the next clock. The current address is the value held in the internal address latch.

Beginning with the current address, the bus master can read any number of bytes. Thus, a sequential read is simply a current address read with multiple byte transfers. After each byte the internal address counter will be incremented.

Each time the bus master acknowledges a byte, this indicates that the FM31xxx should read out the next sequential byte.

There are four ways to terminate a read operation. Failing to properly terminate the read will most likely create a bus contention as the FM31xxx attempts to read out additional data onto the bus. The four valid methods follow.

- 1. The bus master issues a NACK in the 9th clock cycle and a Stop in the 10th clock cycle. This is illustrated in the diagrams below and is preferred.
- 2. The bus master issues a NACK in the 9th clock cycle and a Start in the 10th.
- 3. The bus master issues a Stop in the 9th clock cycle.
- 4. The bus master issues a Start in the 9th clock cycle.

If the internal address reaches the top of memory, it will wrap around to 0000h on the next read cycle.

The figures below show the proper operation for current address reads.

Selective (Random) Read

There is a simple technique that allows a user to select a random address location as the starting point for a read operation. This involves using the first three bytes of a write operation to set the internal address followed by subsequent read operations.

To perform a selective read, the bus master sends out the slave address with the LSB set to 0. This specifies a write operation. According to the write protocol, the bus master then sends the address bytes that are loaded into the internal address latch. After the FM31xxx acknowledges the address, the bus master issues a Start condition. This simultaneously aborts the write operation and allows the read command to be issued with the slave address LSB set to a 1. The operation is now a read from the current address. Read operations are illustrated below.

RTC/Companion Write Operation

All RTC and Companion writes operate in a similar manner to memory writes. The distinction is that a different device ID is used and only one byte address is needed instead of two. Figure 16 illustrates a single byte write to this device.

RTC/Companion Read Operation

As with writes, a read operation begins with the Slave Address. To perform a register read, the bus master supplies a Slave Address with the LSB set to 1. This indicates that a read operation is requested. After receiving the complete Slave Address, the FM31xxx will begin shifting data out from the current register address on the next clock. Auto-increment operates for the special function registers as with the memory address. A current address read for the registers look exactly like the memory except that the device ID is different.

The FM31xxx contains two separate address registers, one for the memory address and the other for the register address. This allows the contents of one address register to be modified without affecting the current address of the other register. For example, this would allow an interrupted read to the memory while still providing fast access to an RTC register. A subsequent memory read will then continue from the memory address where it previously left off, without requiring the load of a new memory address. However, a write sequence always requires an address to be supplied.




Figure 13. Current Address Memory Read




Figure 14. Sequential Memory Read






Figure 15. Selective (Random) Memory Read





Electrical Specifications

Absolute Maximum Ratings

Symbol	Description	Ratings
V _{DD}	Power Supply Voltage with respect to V _{SS}	-1.0V to +7.0V
V _{IN}	Voltage on any signal pin with respect to V_{SS}	-1.0V to +7.0V and
		$V_{IN} \le V_{DD}$ +1.0V except SCL, SDA
V _{BAK}	Backup Supply Voltage	-1.0V to +4.5V
T _{STG}	Storage Temperature	-55° C to $+ 125^{\circ}$ C
T _{LEAD}	Lead Temperature (Soldering, 10 seconds)	300° C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, and the functional operation of the device at these or any other conditions above those listed in the operational section of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

DC Operating	Conditions (T _A	$= -40^{\circ} \text{ C to} + 85^{\circ} \text{ C},$	$V_{DD} = 2.7V$ to 5.5V	/ unless otherwise specified)
--------------	----------------------------	--	-------------------------	------------------------------	---

Symbol	Parameter	Min	Тур	Max	Units	Notes
V _{DD}	Main Power Supply	2.7		5.5	V	8
I _{DD}	V _{DD} Supply Current					1
	(a) $SCL = 100 \text{ kHz}$			500	μΑ	
	@ SCL = 400 kHz			900	μA	
	@ SCL = 1 MHz			1500	μA	
I _{SB}	Standby Current			150	μΑ	2
V _{BAK}	RTC Backup Supply Voltage	2.0	3.0	3.75	V	10
I _{BAK}	RTC Backup Supply Current			1	μΑ	5
I _{BAKTC}	Trickle Charge Current	4.0		8.0	μA	11
V _{TPT}	Tolerance on V _{DD} trip point voltage	-50	-	+50	mV	6
V _{RST}	V_{DD} for valid /RST @ I_{OL} = 80 µA at V_{OL}					7
	$V_{BAK} > V_{BAK} min$	0			V	
	$V_{BAK} < V_{BAK} min$	1.6			V	
I _{LI}	Input Leakage Current			1	μΑ	3
I _{LO}	Output Leakage Current			1	μA	3
V _{IL}	Input Low Voltage					
	All inputs except as listed	-0.3		$0.3 V_{DD}$	V	9
	CNT1-2 battery backed ($V_{DD} < 2.5V$)	-0.3		0.5	V	
	$CNT1-2 (V_{DD} > 2.5V)$	-0.3		0.8	V	
V_{IH}	Input High Voltage					
	All inputs except as listed	$0.7 V_{DD}$		$V_{DD} + 0.5$	V	
	PFI (power fail input)	-		V_{BAK}	V	
	CNT1-2 battery backed ($V_{DD} < 2.5V$)	$V_{BAK} - 0.5$		$V_{BAK} + 0.5$	V	
	CNT1-2 V _{DD} >2.5V	TBD		$V_{DD} + 0.5$	V	
V _{OL}	Output Low Voltage ($I_{OL} = 3 \text{ mA}$)			0.4	V	
V _{OH}	Output High Voltage ($I_{OH} = -2 \text{ mA}$)	2.4			V	
R _{RST}	Pull-up resistance for /RST inactive	50		400	KΩ	
R_{IN}	Input Resistance					
	A1-A0 for $V_{IN} = V_{IL}$ max	20			KΩ	
	A1-A0 for $V_{IN} = V_{IH}$ min	1			MΩ	
	PFI input	1			MΩ	
$V_{\rm HYS}$	Power Fail Input (PFI) Hysteresis	100		400	mV	4

Notes

1. SCL toggling between $V_{\text{DD}}\text{-}0.3V$ and $V_{\text{SS}},$ other inputs V_{SS} or $V_{\text{DD}}\text{-}0.3V$

2. All inputs at V_{SS} or V_{DD} , static. Stop command issued.

3. V_{IN} or $V_{OUT} = V_{SS}$ to V_{DD} . Does not apply to A0, A1, PFI, or /RST pins.

4. This parameter is characterized but not tested.

5. $V_{BAK} = 3.0V, V_{DD} < 2.4V$, oscillator running, CNT1-2 at V_{BAK} .

6. /RST is asserted active when $V_{DD} < V_{TP}$.

- 7. The minimum V_{DD} to guarantee the level of /RST remains a valid V_{OL} level.
- 8. Full complete operation. Supervisory circuits, RTC, etc operate to lower voltages as specified.
- 9. Includes /RST input detection of external reset condition to trigger driving of /RST signal by FM31xxx.
- 10. The VBAK trickle charger automatically regulates the maximum voltage on this pin for capacitor backup applications.
- 11. VBAK will source current when trickle charge is enabled (VBC bit=1), $V_{DD} > V_{BAK}$, and $V_{BAK} < V_{BAK}$ max.

Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units	Notes
f _{SCL}	SCL Clock Frequency	0	100	0	400	0	1000	kHz	
t _{LOW}	Clock Low Period	4.7		1.3		0.6		μs	
t _{HIGH}	Clock High Period	4.0		0.6		0.4		μs	
t _{AA}	SCL Low to SDA Data Out Valid		3		0.9		0.55	μs	
t _{BUF}	Bus Free Before New Transmission	4.7		1.3		0.5		μs	
t _{HD:STA}	Start Condition Hold Time	4.0		0.6		0.25		μs	
t _{SU:STA}	Start Condition Setup for Repeated	4.7		0.6		0.25		μs	
	Start							-	
t _{HD:DAT}	Data In Hold Time	0		0		0		ns	
t _{SU:DAT}	Data In Setup Time	250		100		100		ns	
t _R	Input Rise Time		1000		300		300	ns	1
t _F	Input Fall Time		300		300		100	ns	1
t _{SU:STO}	Stop Condition Setup Time	4.0		0.6		0.25		μs	
t _{DH}	Data Output Hold (from SCL @ VIL)	0		0		0		ns	
t _{SP}	Noise Suppression Time Constant on SCL, SDA		50		50		50	ns	

AC Parameters (7	$\Gamma_{\rm A} = -40^{\circ} {\rm C} {\rm to} + 83$	5° C, $V_{DD} = 2.7$ V to 5.5 V	$V_{\rm L} = 100$	pF unless otherwise specified)
------------------	--	--	-------------------	--------------------------------

All SCL specifications as well as start and stop conditions apply to both read and write operations.

Supervisor Timing ($T_A = -40^\circ \text{ C}$ to $+85^\circ \text{ C}$, $V_{DD} = 2.7 \text{ V}$ to 5.5 V)

Symbol	Parameter	Min	Max	Units	Notes
t _{RPU}	Reset active after $V_{DD} > V_{TP}$	100	200	ms	
t _{RNR}	$V_{DD} < V_{TP}$ noise immunity	10	25	μs	1
t _{VF}	Fall time of VDD from V_{TP} to 0V	100		μs	1,2
t _{VR}	Rise time of VDD from 0V to VTP	100		μs	1,2
t _{WDP}	Pulse Width of /RST for Watchdog Reset	100	200	ms	
t _{WDOG}	Timeout of Watchdog	t _{DOG}	2*t _{DOG}	ms	3
f _{CNT}	Frequency of Event Counters	0	10	MHz	

Data Retention ($T_A = -40^{\circ} \text{ C to} + 85^{\circ} \text{ C}, V_{DD} = 2.7 \text{ V to } 5.5 \text{ V}$)

Parameter	Min	Units	Notes
Data Retention	10	Years	

Capacitance ($T_A = 25^{\circ} \text{ C}, f=1.0 \text{ MHz}, V_{DD} = 3.0 \text{ V}$)

Symbol	Parameter	Max	Units	Notes
C _{IO}	Input/output capacitance	8	pF	1
C _{XTAL}	X1, X2 Crystal pin capacitance	12	pF	1, 4

Notes

1 This parameter is characterized but not tested.

2 Slew rate for proper transition between the battery-backed and normal operation.

3 t_{DOG} is the programmed time in register 0Ah, $V_{DD} > V_{TP}$ and t_{RPU} satisfied.

4 The crystal attached to the X1/X2 pins must be rated as 6pF.


AC Test Conditions


Input Pulse Levels	0.1 V_{DD} to 0.9 V_{DD}
Input rise and fall times	10 ns
Input and output timing levels	0.5 V _{DD}

Diagram Notes


All start and stop timing parameters apply to both read and write cycles. Clock specifications are identical for read and write cycles. Write timing parameters apply to slave address, word address, and write data bits. Functional relationships are illustrated in the relevant data sheet sections. These diagrams illustrate the timing parameters only.

Read Bus Timing







Write Bus Timing



/RST Timing



14-pin SOIC (JEDEC Standard MS-012 variation AA)



Controlling dimensions in millimeters. Conversions to inches are not exact.

Symbol	Dim	Min	Nom.	Max
А	mm	1.35		1.75
	in.	0.053		0.069
A1	mm	0.10		0.25
	in.	0.004		0.010
В	mm	0.33		0.51
	in.	0.013		0.020
D	mm	8.53		8.74
	in.	0.336		0.344
Е	mm	5.80		6.20
	in.	0.147		0.153
e	mm		1.27 BSC	
	in.		0.050 BSC	
Н	mm	5.80		6.20
	in.	0.228		0.244
L	mm	0.51		0.76
	in.	0.02		0.030
α		0°		8°

Revision History

Revision	Date	Summary
0.1	2/28/03	Internal release.
0.2	5/22/03	Initial release.