Q

GEC PLESSEY

SEMICONDUCTORS

S21600FDS Issue 1.2 November 1990

Features

- Channelless array architecture
- Typical gate delay 1.0nS toggle rates of 100MHz achievable
- 1.25uW/MHz power dissipation per active gate
- Extensive CAD design and support system
- Comprehensive library of logic cells and logic function building macros, with RAM & ROM
- Double-Level-Metal CMOS/SOS Technology
- High SEU immunity, latch-up free
- Radiation hard to 1MRad(Si)

MA9000A Sea of Gates

Radiation Hard Advanced Gate Array Design System




Figure 1: Basic Cell Unit

General Description

The logic building block is a six transistor 'cell-unit', equivalent in size to a two input NAND gate. The cell contains four transistors for building logic circuits and two transistors which are used in RAM macros. These extra two transistors are placed under the logic power routing and so have no detrimental effect upon overall area. Back-to-back cell units form the core of the array.

The interconnection patterns that cause groups of cellunits to become defined logic cells, and the models which are used to simulate these cells, are stored as software in libraries. Cells up to the complexity of multiple bit shift registers are treated in this way.

Array Options

Array type	Cell units	Bonding pads			
Allay type	Centinits	VO	Power	Total	
MA9140	14112	102	8	110	
MA9200	20296	120	8	128	

Any I/O site may be configured as a power pad to give flexible bonding option, but to standardise testing preferred positions exist. Each cell-unit is the equivalent to either one 2 input NAND gate or one RAM storage bit.

MA9000A Sea of Gates

GEC PLESSEY

Radiation Hard Advanced Gate Array Design System

SEMICONDUCTORS

DC Charcteristics and Ratings

Symbol	Parameter	Min.	Max.	Units
V _{DD}	Supply voltage	-0.5	7	V
V _I	Input voltage	-0.3	V _{DD} + 0.3	٧
TA	Operating temperature	-55	125	٠
Ts	Storage temperature	-65	150	°C

Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions, or at any other condition above those indicated in the operations section of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 2: Absolute Maximum Ratings

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V _{DD}	Supply voltage	-	4.5	5.0	5.5	V
V _{IH1}	TTL input high voltage	-	2.0	-	-	V
V _{IL 1}	TTL input low voltage	-	-	-	0.8	V
V _{IH2}	CMOS input high voltage	- "	70	-	-	%V∪0
V _{IL2}	CMOS input low voltage	-	-	-	30	%V ₀₀
V _{OH1}	TTL output high voltage	i _{OH} = -2.0mA	2.4	-	-	V
V _{OL1}	TTL output low voltage	I _{Ot} = 5.0mA	-	-	0.4	V
V _{OH2}	CMOS output high voltage	I _{OH} = -4mA	90	-	-	%V _{DI}
V _{OL2}	CMOS output low voltage	i _{Ot} = 4mA	-	-	10	%V _U
t _{l.}	Input leakage current	•	-	-	10	UΑ
loz	Output leakage current	Tristate Output	-	-	10	υA
I _{DD}	Static power supply current	•	-	0.5	5	mA

 $V_{\rm DD}$ = 5V \pm 10%, over full operating temperature range

Figure 3: Electrical Characteristics

GECPLESSEY MA9000A Sea of Gates

EMICONDUCTORS

Radiation Hard Advanced Gate Array Design System

AC Characteristics

Cell Name	Function	O/P Edge	inherent Delay	Per 1pF Load*	Units	
NOO	1	Rising	0.3	0.2		
NOP	Inverting buffer	Falling	0.3	0.2	ns	
NANGO	3 ANAND	Rising	0.7	5.0		
NAND2	2 input NAND	Falling	0.5	4.8	ns	
		Rising CK - QB	2.7	8.9		
DΤ	Davis	Failing CK - QB	3.0	4.8	ns	
וּט	D type	Data set-up time	3.1	-	ns ns	
		Data Hold time	1.9	-		

^{* 1}pF is equivalent to fanout of 8 standard gates.

Figure 4: Electrical Characteristics

Propagation Delay

Worst case maximum propagation delays for 5 volts working and 25°C are stated in the cell libraries. These are for the data change or state change which gives the greatest delay. Typical process figures under the same conditions are generally 75% of those listed.

Use the following to predict delays at any other working temperature or voltage:




Figure 5: Propagation Delay Vs Temperature




Figure 6: Propagation Delay Vs Supply Voltage

MA9000A Sea of Gates

Radiation Hard Advanced Gate Array Design System

Standard Package Options

Marconi offer a wide range of packages as standard. Other package styles are available. If you require a package not covered on this list, contact Marconi.

Ceramic DIL	24	28	40	48	64	-
Cerdip	24	28	40	48	-	-
Leaded Flatpack	28	42	48	64	84	132
Pin Grid Array	68	84	100	120	144	-
Ceramic LCC	(40)	44	(48)	68	84	-
Cerquad	44	68	84	-	-	-

Figure 7: Standard Package Options

GEC PLESSEY

SEMICONDUCTORS

Training courses that cover all aspects of design and cater for different levels of starting experience are run at the Marconi Wembley Design centre. Some of these courses may be combined with 'design shop' activities.

Apollo is a trademark of Apollo Computers Ltd.

DAZIX is a trademark of DAZIX Systems Corporation.

HILO is a trademark of GenRad Ltd.

VAX is a trademark of Digital Equipment Corporation.

MENTOR is a trademark of Mentor Graphics Corporation.

Development Interfaces

All design activities prior to mask creation, including automatic layout may be carried out by the equipment manufacturer, and may be delegated to a Marconi design centre.

The full design package runs on a Vax/11 series system, MicroVax (including Daisy LOGICIAN MicroVax combination), and Apollo and Mentor workstations. MEDL support for the DAZIX workstation permits schematic entry of data, workfile verification by simulation and the production of the HILO formatted data base required for automatic layout.

Design specific software, including schematic capture and simulation libraries for DAZIX and Mentor workstations, is supplied by Marconi.

Connection to the Marconi design centre via an X25 protocol or similar telephone link or the use of terminals within a Marconi 'design shop' are other possible options which permit a customer to participate in design activities without involvement in major capital outlay.




Figure 8: Development Interfaces

GECPLESSEY MA9000A Sea of Gates

SEMICONDUCTORS

Radiation Hard Advanced Gate Array Design System

RadiationTolerance

Total Dose Radiation Testing

For product procured to guaranteed total dose radiation levels, each wafer lot will be approved when all sample devices from each lot pass the total dose radiation test.

The sample devices will be subjected to the total dose radiation level (Cobalt-60 Source), defined by the ordering code, and must continue to meet the electrical parameters specified in the data sheet. Electrical tests, pre and post irradiation, will be read and recorded.

Marconi Electronic Devices can provide radiation testing compliant with MIL STD 883C remote sensing method 1019 notice 5.

Total Dose (Function to specification) note 1	1x10 ⁶ Rad(Si)
Total Dose (Function to specification) note 2	3x10 ⁵ Rad(Si)
Transient Upset (stored data loss)	10 ¹¹ Rad(Si)/sec
Transient Upset (survivability)	> 10 12 Rad(Si)/sec
Neutron Hardness (Function to specification)	>10 ¹⁵ neutrons/cm ²
Single Event Upset (GSO 10% worst case)	<5x10 ⁻¹¹ errors/bitday
Latch-up	Not possible

¹ Circuits with all CMOS type inputs

Table 9: Radiation Hardness Parameters

Macro Design Service

Marconi offer a flexible macro design service to support customer requirements for non-standard cells. Listed are examples of some customer specified Macros that have been designed.

- MA29xx bit slice series elements.
- Asynchronous counters
- Parity detectors
- Ripple carry adders
- Selectors
- Gray counters
- Johnson counters
- Lookahead adders

The MA9000A Sea of Gates is a particularly effective route for creating RAM macros.

For more information on Macros and additions to the family contact our nearest office.

² Circuits with all TTL type inputs

MA9000A Sea of Gates

Radiation Hard Advanced Gate Array Design System

GEC PLESSEY

SEMICONDUCTORS

Cell Library Quick Guide


Cell Name	Function	Cell Units
COMBINATIO		
INV	Inverter	1
INVB	Fast inverter Super fast inverter	2
BUFF	Non-inverting buffer	1
BUFFB	Fast non-inverting buffer	2
BUFFC	Super fast non-inverting buffer	
NAND2	2 input NAND	1
NAND2B	Fast 2 input NAND	2
NAND3	3 input NAND	5
NAND4	4 input NAND	2
AND2	2 input AND	2
AND3	3 input AND	2 2 3
AND4	4 input AND	3
NOR2	2 input NOR	1
NOR2B	Fast 2 input NOR	2
NOR3	3 input NOR	2
NOR4	4 input NOR	2
OR2	2 input OR	2
OR3	3 input OR	2
OR4	4 input OR	3
ANDNOR	2 + 2 input AND/NOR	1 2 2 2 2 2 2 2 3 2 2
ORNAND	2 + 2 OR/NAND	
EXNOR	Exclusive NOR	4
EXOR	Exclusive OR	4
SEL2INV	Select 1 of 2 (inverting)	4
SEL2	Select 1 of 2	4
SEL4INV	4 bit data selector (inverting)	8
SEL4	4 bit data selector	8
ARITHMETIC		
HAD	Half adder	4
FAD	Full adder	8
FLAD	Fast look ahead adder	6
LAH2	2 bit look ahead unit	12
LAH3	3 bit look ahead unit	16
LAH4	4 bit look ahead unit	25
SIMPLE LATC		
NASR NOSR	NAND set reset-latch NOR set-reset latch	3 3
CLOCKED LAT		
DL	D-latch (Active low)	4
DLH	D-latch (Active high)	4
SDL	Set D-latch	4
RDL	Reset D-latch	4 6
SRDL	Set/reset D-latch	ь
	RED LATCHES	_
RETS SRETS		8 8
MASTER-SLA	VE FLIP-FLOPS	
DT	D-type	6
D2T	Dual input D-type	8
SDT	Set D-type	4
RDT	Reset D-type	8
SRDT	Set/reset D-type	8

Cell Name	Function	Cell Units
TOGGLE FLIP-F	LOPS	
STT	Set T-type	8
RTT	Reset T-type	8
SRTT	Set/reset T-type	8
	,	
SYNCHRONOL		
SYNC	Synchronous counter stage	8
REGISTERS / SI	HIFT REGISTERS	
SHR4	Multibit serial register	30
SHR8	Multibit serial register	54
RSHR4	Multibit serial reg. with reset	30
RSHR8	Multibit serial reg with reset	54
DREG4	Multibit parallel register	15
DREG8	Multibit parallel register	27
DREGT4	Multibit parallel register	
DREGIA	with tri-state outputs	25
DREGT8	Multibit parallel register	23
DKEGIO	with tri-state outputs	45
	with this tate outputs	43
INVERTING TR	-STATE BUFFERS	
TRIBUFF	Tristate buffer (enable high)	2
TRIBUFFL	Tristate buffer (enable low)	2
TRINV	Tristate inv. buffer (enable high)	2
TRINVL	Tristate inv. buffer (enable low)	2
TTLIPN CMOSIPN CMOSIPN CSCHMITT CSCHMITTN BOP NOP TRIOUT TRIOUT TRIOUTN BODN NODN BODP NODP PDOL PDOL	TTLIN Inverting CMOSIN Non-inverting CMOSIN inverting CMOS Schmitt Non-inverting CMOS Schmitt Inverting Buffered Output Non-inverting Buffered Output Inverting Tri-state Output Non-inverting Tri-state Output Non-inverting Buffered Open Drain Output Pull Down Inverted Open Drain Output Pull Down Buffered Open Drain Output Pull Up Inverted Open Drain Output Pull Up Pull Down 25k ohms approx Pull Down 55k ohms approx	
PUPL	Pull Up 25k ohms approx	
PUPE	Pull Up 50k ohms approx	
rurn	Full Op 30k Offilis approx	
POWER SUPPL	Y PADS	
vss		

Radiation Hard Advanced Gate Array Design System

Ordering Information

For details of Reliability, QA/QCI, Test, and Assembly options, see 'Manufacturing Capability and Quality Assurance Standards' section 9.



Q