

MB4052 4-CHANNEL 8-BIT A/D CONVERTER

4-CHANNEL 8-BIT A/D CONVERTER SUBSYSTEM

The Fujitsu MB 4052 is an analog-to-digital converter (ADC) for general purpose which features four channels of analog inputs and 8-bit data length of digital output.

Analog input signal is converted to serial 8-bit digital data by the successive-approximation technique which provides high-speed conversion, i.e. many analog data can be converted within a short time.

All digital I/O signals including control inputs are TTL level compatible so as to provide wide application such as in microprocessor-controlled system and so on.

Single Power Supply;

DIP: +3.5V to +6.0V or +8.0V to +18V (with Internal Regulator)
FPT: +3.5V to +6.0V or +8.0V to +13.2V (with Internal Regulator)

Multiplex 4-Channel Analog Inputs

Changeable Analog Input Voltage Ranges:

0 to 2.5V (Standard mode: RS = 1) 0 to 0.625V (Contracted mode: RS = 0)

0 to 10V (Expanded mode: through built-in Divider)

• Analog Input Bias Current: 250nA Max.

• Resolution:

8 bits

• Linearity:

0.19% Max.

• Successive-Approximation Conversion: 100μ s/ch Max. at $f_{CLK} = 100 \text{ kHz}$

• Ratio-Metric Conversion by Reference Voltage V_{CC1}

• Serial Data Output (Open-Collector)

TTL/CMOS Compatible Digital I/O

Package: DIP-16C-C02


DIP-16P-M04 FPT-16P-M03


ABSOLUTE MAXIMUM RATINGS

| [All Voltages referenced to A G/ | D G | A C/ | aranaad ta | 1 1/0 | 101 |
|----------------------------------|-----|------|------------|-----------|-----|


| Rating | | Symbol | Value | Unit |
|------------------------|-----------------------------|---------------------|-----------------------|------|
| Danier Consult Malas | V _{CC1} | +7 | ٧ | |
| Power Supply Voltage | V _{CC2} | +20 | ٧ | |
| Digital Input Voltage | V _{ID} -0.5 to +20 | | ٧ | |
| Digital Output Voltage | (Off-State) | V _{OH} +20 | | ٧ |
| Analog Input Voltage | | VIA | V _{CC1} +0.5 | V |
| Storage Ceramic | | _ | -55 to +150 | °c |
| Temperature | emperature Plastic | T _{STG} | -40 to +125 | 1 |

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.





This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.



RECOMMENDED OPERATING CONDITIONS

 $(T_A = -30^{\circ}C \text{ to } +85^{\circ}C)$

| Daviero etc. | Symbol | | | 11 | | |
|----------------------------|------------------|-----|------|------|------|------|
| Parameter | | | Min. | Тур. | Max. | Unit |
| Power Supply Voltage | V _{CC1} | | 3.5 | 5.0 | 6.0 | ٧ |
| | V _{CC2} | DIP | 8.0 | 12.0 | 18.0 | V |
| | | FPT | 8.0 | 12.0 | 13.2 | V |
| Digital Output Low Current | I _{OL} | | _ | _ | 8 | mA |
| Operating Temperature | TA | | -30 | _ | +85 | °C |

PIN DESCRIPTIONS

INPUT FOR VOLTAGE RANGE EXPANSION (EX 2), PIN 2

This input pin is provided to expand the voltage range of analog input signal.

This input pin is connected to the internal one-to-four voltage divider which reduces an analog signal level to one fourth of input level.

OUTPUT FOR VOLTAGE RANGE EXPANSION (EX 1), PIN 3

This output pin is provided to expand the allowable analog input level in co-operation with the above EX 2 pin.

A reduced signal which is divided in the internal divider is output on this pin.

This output pin can be connected to any of standard analog inputs A_0 , A_1 , A_2 or A_3 so that the EX 2 pin can function as one of 4-channel inputs.

ANALOG INPUTS (A₀ TO A₃), PINS 4, 5, 6 AND 7

These input pins are provided to receive four channels of analog inputs.

One of these four channels is selected by a combination of C_0 and C_1 inputs.

CHANNEL SELECT (C₁ AND C₀), PINS 9 AND 10 These control inputs are used to designate one of four analog inputs as shown in Table 1.

Table 1 CHANNEL SELECTION

| C ₁ | Co | Channel |
|----------------|----|----------------|
| 0 | 0 | A ₀ |
| 0 | 1 | A ₁ |
| 1 | 0 | A ₂ |
| 1 | 1 | A ₃ |

CHIP SELECT (CS), PIN 11

This control input pin is used to start analog-to-digital conversion.

When \overline{CS} goes low, the A/D conversion start and the DATA OUT output is enabled.

When an A/D conversion is completed or termination of conversion is required, \overline{CS} is made high.

A/D CONVERSION CLOCK (ADC CLK), PIN 12

This clock signal is input to the internal successive approximation register and used as timing signal for A/D conversion

The conversion speed of this device is determined by this clock rate

Ten clock cycles are required for a complete 8-bit conversion.

A precise cycle time is not always required for this clock signal.

DATA OUTPUT (DATA OUT), PIN 13

This output pin is provided to output the A/D conversion results as digital signals.

The converted digital data are serially output in the order of start-bit, MSB (Most Significant Bit), 2SB (Second Significant Bit), ..., 7SB, LSB (Least Significant Bit) and stop-bit in synchronization with the ADC CLK clock signal.

RANGE SELECT (RS), PIN 14

This control input is provided to select an analog input voltage range as shown in Table 2.

This input must not be changed during an A/D conversion.

Table 2 RANGE SELECTION

| RS | Voltage Range |
|----|---------------------------|
| 0 | 0 to 1/8 V _{CC1} |
| 1 | 0 to 1/2 V _{CC1} |

ANALOG GROUND (A.G) AND DIGITAL GROUND (D.G), PINS 1 AND 8

These are terminals for ground.

The analog circuitry and digital circuitry have seperate ground terminals, respectively.

POWER SUPPLIES (V_{CC2} AND V_{CC1}), PINS 15 AND 16

When the device operates within a voltage range of 3.5V to 6.0V, the power source is connected to $V_{\rm CC1}$ which is shorted to $V_{\rm CC2}$.

When the device operates within a voltage range of 8V to 18V in case of DIP Packages and 8V to 13.2V in case of Flat Package, the power source is connected to $V_{\rm CC2}$.

In this high voltage operation mode, the V_{CC1} pin is used as an output pin which supplies +5V stabilized voltage and 10mA load current and the supplied voltage is regurated in the internal voltage regurator.

V_{CC1} is used as the reference voltage of A/D conversion regardless any two types voltage.

ANALOG CIRCUIT CHARACTERISTICS FOR DIP PACKAGE

 $(V_{CC1} = V_{CC2} = 3.5V \text{ to } 6.0V, T_A = 30^{\circ}\text{C to } +85^{\circ}\text{C})$

| | | | | | Value | | | |
|---|-------------------------------|------------------|--|-------|--------|--------|--------|--|
| Pa | Parameter | | Symbol Condition | | Тур. | Max. | Unit | |
| Resolution | | | - | _ | | 8 | Bit | |
| Linearity Err | or | | | _ | _ | ±0.5 | LSB | |
| Differential L | inearity Error | | V _{CC1} = 5V | | _ | ±0.9 | LSB | |
| | Contracted Range | Vzc | | 0 | 6 | 16 | mV | |
| Zero Transition | Standard Range | Vzs | V _{CC1} = 5V, T _A = 25°C | 7 | 17 | 27 | mV | |
| Voltage | Expanded Range | VZE | | 22 | 62 | 102 | mV | |
| | Contracted range | V _{FC} | | 600 | 625 | 650 | mV | |
| Full Scale Transition | Standard Range | V _{FS} | | 2.475 | 2.500 | 2.525 | V | |
| Voltage | Expanded Range | V _{FE} | | 9.600 | 10.000 | 10.400 | ٧ | |
| Comparator | Input Current | I _{IC} | V _{cc1} = 5V | -250 | -100 | _ | nA | |
| Divider Input Resistance for Expanded Range | | R _{INE} | _ | 5 | 10 | 15 | kΩ | |
| | Output Voltage | Vor | | 4.5 | 5.0 | 5.5 | ٧ | |
| | Line Regulation | | 8V ≤ V _{CC2} ≤ 18V | _ | 4.0 | _ | mV/V | |
| Regulator | Load Regulation | | $V_{CC2} = 12V$, $0mA \ge I_{out} \ge -10mA$ | _ | 0.5 | _ | mV/mA | |
| | Output Voltage Temperature | | V _{CC2} = 12V | _ | 50 | _ | ppm/°C | |
| Conversion C | Cycle Time | t _{CYC} | f _{CLK} = 100kHz | _ | _ | 100 | μs/ch | |

A minus sign (-) prefixed to a current value indicates that the current flows from the IC to the external circuit.

ANALOG CIRCUIT CHARACTERISTICS FOR CERAMIC DIP PACKAGE

(Vcc1 = Vcc2 = 3.5V to 6.0V, TA = 30°C to +85°C)

| | | | | | | , | | |
|-------------------------------|--|------------------|--|-------|--------|--------|--------|--|
| D. | rameter | Symbol | Condition | | Unit | | | |
| ra | rameter | Symbol Condition | | Min. | Тур. | Max. | Jiii | |
| Resolution | Resolution | | - | _ | _ | 8 | Bit | |
| Linearity Erro | or | | | _ | _ | ±0.4 | LSB | |
| Differential L | inearity Error | | V _{CC1} = 5V | | _ | ±0.8 | LSB | |
| | Contracted Range | V _{zc} | | 0 | 6 | 16 | mV | |
| Zero Transition Voltage | nsition Standard Range V _{ZS} | 7 | 17 | 27 | mV | | | |
| vortage | Expanded Range | V _{ZE} | V _{CC1} = 5V, T _A = 25°C | 22 | 62 | 102 | mV | |
| | Contracted range | V _{FC} | | 610 | 625 | 640 | mV | |
| Full Scale Transition | Standard Range | V _{FS} | | 2.480 | 2.500 | 2.520 | V | |
| Voltage | Expanded Range | V _{FE} | | 9.760 | 10.000 | 10.240 | ٧ | |
| Comparator I | nput Current | l _{IC} | V _{CC1} = 5V | -250 | -100 | _ | nΑ | |
| Divider Input Expanded Ra | Resistance for inge | R _{INE} | _ | 5 | 10 | 15 | kΩ | |
| | Output Voltage | VoR | 01/21/201 | 4.5 | 5.0 | 5.5 | ٧ | |
| | Line Regulation | | $8V \le V_{CC2} \le 18V$ | _ | 4.0 | _ | mV/V | |
| Regulator | Load Regulation | | $V_{CC2} = 12V$, $0mA \ge I_{out} \ge -10mA$ | _ | 0.5 | _ | mV/mA | |
| | Output Voltage Temperature | | V _{CC2} = 12V | _ | 50 | _ | ppm/°C | |
| Conversion C | ycle Time | tcyc | f _{CLK} = 100kHz | _ | _ | 100 | μs/ch | |

A minus sign (-) prefixed to a current value indicates that the current flows from the IC to the external circuit.

ANALOG CIRCUIT CHARACTERISTICS FOR PLASTIC FLAT PACKAGE

 $(V_{CC1} = V_{CC2} = 3.5V \text{ to } 6.0V, T_A = 30^{\circ}\text{C to } +85^{\circ}\text{C})$

| (V _{CC1} = V _{CC2} = 3.5V to 6.0V, T _A = 30°C to +85°C | | | | | | | | |
|---|-------------------------------|------------------|---|-------|--------|--------|--------|--|
| 0- | | Constant | O if th | | | | | |
| Pa | arameter | Symbol | Condition | Min. | Тур. | Max. | Unit | |
| Resolution | | | - | | _ | 8 | Bit | |
| Linearity Err | or | | V - 5V | _ | _ | ±0.5 | LSB | |
| Differential L | inearity Error | | V _{CC1} = 5V | _ | _ | ±0.9 | LSB | |
| | Contracted Range | V _{zc} | | 0 | 6 | 16 | mV | |
| Zero Transition Voltage | Standard Range | V _{zs} | | 7 | 17 | 27 | mV | |
| | Expanded Range | VZE | V _{CC1} = 5V, T _A = 25°C | 22 | 62 | 102 | mV | |
| | Contracted range | V _{FC} | | 600 | 625 | 650 | mV | |
| Full Scale Transition | Standard Range | V _{FS} | | 2.475 | 2.500 | 2.525 | ٧ | |
| Voltage | Expanded Range | V _{FE} | | 9.600 | 10.000 | 10.400 | ٧ | |
| Comparator | Input Current | l _{IC} | V _{CC1} = 5V | -250 | -100 | _ | nΑ | |
| Divider Input Expanded Ra | t Resistance for ange | R _{INE} | . — | 5 | 10 | 15 | kΩ | |
| | Output Voltage | Vor | | 4.5 | 5.0 | 5.5 | V | |
| | Line Regulation | | $8V \le V_{CC2} \le 13.2V$ | _ | 4.0 | _ | mV/V | |
| Regulator | Load Regulation | | $V_{CC2} = 12V$, $0mA \ge I_{out} \ge -2mA$ | _ | 0.5 | _ | mV/mA | |
| | Output Voltage Temperature | | V _{CC2} = 12V | _ | 50 | _ | ppm/°C | |
| Conversion C | Cycle Time | tcyc | f _{CLK} = 100kHz | - | _ | 100 | μs/ch | |

A minus sign (-) prefixed to a current value indicates that the current flows from the IC to the external circuit.

DIGITAL CIRCUIT DC CHARACTERISTICS

 $(V_{CC1} = V_{CC2} = 3.5V \text{ to } 6.0V, T_A = 30^{\circ}\text{C to } +85^{\circ}\text{C})$

| _ | | Condition | Value | | | 11-14 |
|---|----------------------|---|-------|------|------|-------|
| Parameter | 'arameter Symbol Con | | Min. | Тур. | Max. | Unit |
| Input Clamp Voltage | V _{IC} | V _{CC1} = 3.5V, I _{IL} = -18mA | _ | | -1.5 | ٧ |
| High Level Input Current | Гон | V _{CC1} = 3.5V, V _{1H} = 2.0V, V _{1L} = 0.8V, V _{OH} = 20V | _ | - | 100 | μΑ |
| 1 I I Out-us Vales | V _{OL1} | $V_{CC1} = 3.5V, V_{IH} = 2.0V,$ $V_{IL} = 0.8V, I_{OL} = 4mA$ | _ | _ | 0.4 | ٧ |
| Low Level Output Voltage | V _{OL2} | V _{CC1} = 3.5V, V _{IH} = 2.0V, V _{IL} = 0.8V, I _{OL} = 8mA | _ | _ | 0.5 | ٧ |
| | L _{IH1} | V _{CC1} = 6.0V, V _{IH} = 2.7V | - | | 20 | μΑ |
| High Level Input Current | I _{IH2} | V _{CC1} = 6.0V, V _{IH} = 20V | _ | _ | 100 | μΑ |
| Low Level Input Current | I _{IL} | $V_{CC1} = 6.0V, V_{IL} = 0.4V$ | _ | -50 | -150 | μΑ |
| Power Supply Current for V _{CC1} | I _{CC1} | V _{CC1} = 6.0V | _ | 15* | 30 | mA |
| Power Supply Current for V _{CC2} | I _{CC2} | V_{CC1} = Open, V_{CC2} = 20V for DIP Package V_{CC2} = 13.2V for FLAT Package | _ | 15 | 25 | mA |

^{*}Note: This typical value is measured at $V_{CC1} = 5.0V$ and $T_A = 25^{\circ}C$.


A minus sign (-) prefixed to a current value indicates that the current flows from the IC to the external circuit.


The values are measured at $V_{CC1} = V_{CC2}$ except the I_{CC2} parameter of .


DIGITAL CIRCUIT AC CHARACTERISTICS

 $(Vcc_1 = Vcc_2 = 3.5V \text{ to } 6.0V, T_A = 30^{\circ}C \text{ to } +85^{\circ}C)$

| | | · · · · · · · · · · · · · · · · · · · | | | т |
|-----------------------------|--------------------|---------------------------------------|------|-------|------|
| Davis ve saka u | Completed | | | 11 | |
| Parameter | Symbol | Min. | Тур. | Max. | Unit |
| ADC CLK Cycle Time | t _{CY} | 10 | _ | _ | μs |
| ADC CLK H Level Pulse Width | t _{WAC} + | 2.5 | _ | _ | μs |
| ADC CLK L Level Pusle Width | t _{WAC} - | 2.5 | _ | _ | μs |
| CS H Level Pulse Width | t _{WCS} + | 1.5 | _ | _ | μs |
| CS Set-up Time | t _{scs} | 1 | - | - | μs |
| CS Hold Time | t _{HCS} | 1 | _ | 1 | μs |
| Channel Set-up Time | t _{scH} | 0 | _ | 1 | μs |
| Channel Hold Time | t _{HCH} | 1 | _ | _ | μs |
| Propagation Delay Time | t _{PLH} | _ | 800 | 2,000 | ns |









TYPICAL WAVEFORMS OF PROPAGATION DELAY


100ns




1V




TYPICAL CONVERSION WAVEFORM




Condition $f_{CLK} = 100 \text{kHz}$ $V_{CC1} = 5V$ Standard Range $V_{IA} \doteq 1663 \text{ mV}$




PACKAGE DIMENSIONS





PACKAGE DIMENSIONS (Continued)



All Rightrs Reserved. Circuit dioagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications. Complete Information sufficient for construction purposes is not necessarily given. The information contained in this document has been carefully checked and is believed to be reliable. However, Fujitsu assumes no responsibility for inaccuracies.

The Information contained in this document does not convey any license under the copyrights, patent rights or trademarks claimed and owned by Fujitsu. Fujitsu reserves the right to change products or specifications without notice. No part of this publication may be copied or reproduced in any form or by any means, or transferred to any third party without prior written consent of Fujitsu.

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Integrated Circuits and Semiconductor Marketing Furukawa Sogo Bldg., 6-1, Marunouchi 2-chome Chiyoda-ku, Tokyo 100, Japan Tel: (03) 216-3211 Telex: 781-2224361

FAX: (03) 216-9771

North and South America

FUJITSU MICROELECTRONICS, INC. Integrated Circuits Division 3545 North First Street San Jose, CA 95134-1804 USA Tel: 408-922-9000 Telex: 910-338-0190 FAX: 408-432-9044

Europe

FUJITSU MIKROELEKTRONIK GmbH Arabella Centre 9, OG Lyoner Strasse 44-48 D-6000 Frankfurt 71 F.R. Germany Tel: (069) 66320 Telex: 411963 FAX: (069) 6632122

FAX: 336-1609

FUJITSU MICROELECTRONICS ASIA PTE LIMITED #06-04 to #06-07 Plaza By The Park No. 51 Bras Basah Road Singapore 0719 Tel: 336-1600 Telex: 55573