# Low-Cost, 308MHz, 315MHz, and 433.92MHz FSK Transceiver with Fractional-N PLL 

General Description
www. dThe MAAX ${ }^{2} 031$ crystal-based, fractional-N transceiver is designed to transmit and receive FSK data at factorypreset carrier frequencies of $308 \mathrm{MHz}^{\dagger}, 315 \mathrm{MHz}$, or 433.92 MHz with data rates up to 33 kbps (Manchester encoded) or 66kbps (NRZ encoded). This device generates a typical output power of +10 dBm into a $50 \Omega$ load, and exhibits typical sensitivity of -110 dBm . The MAX7031 features separate transmit and receive pins (PAOUT and LNAIN) and provides an internal RF switch that can be used to connect the transmit and receive pins to a common antenna.
The MAX7031 transmit frequency is generated by a 16bit, fractional-N, phase-locked loop (PLL), while the receiver's local oscillator (LO) is generated by an inte-ger-N PLL. This hybrid architecture eliminates the need for separate transmit and receive crystal reference oscillators because the fractional-N PLL is preset to be 10.7 MHz above the receive LO. Retaining the fixed-N PLL for the receiver avoids the higher current-drain requirements of a fractional-N PLL and keeps the receiver current drain as low as possible.
The fractional-N architecture of the MAX7031 transmit PLL allows the transmit FSK signal to be preset for exact frequency deviations, and completely eliminates the problems associated with oscillator-pulling FSK signal generation. All frequency-generation components are integrated on-chip, and only a crystal, a 10.7 MHz IF filter, and a few discrete components are required to implement a complete antenna/digital data solution.
The MAX7031 is available in a small, $5 \mathrm{~mm} \times 5 \mathrm{~mm}$, 32pin, thin QFN package, and is specified to operate in the automotive $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ temperature range.
${ }^{\dagger}$ Consult factory for availability.

Applications<br>2-Way Remote Keyless Entry<br>Security Systems<br>Home Automation<br>Remote Controls<br>Remote Sensing<br>Smoke Alarms<br>Garage-Door Openers<br>Local Telemetry Systems

Features
+2.1V to +3.6 V or +4.5 V to +5.5 V Single-Supply
Operation

- Single-Crystal Transceiver
- Factory-Preset Frequency (No Serial Interface Required)
- FSK Modulation
- Factory-Preset FSK Frequency Deviation
- +10dBm Output Power into $50 \Omega$ Load
- Integrated TX/RX Switch
- Integrated Transmit and Receive PLL, VCO, and Loop Filter
- >45dB Image Rejection
- Typical RF Sensitivity*: -110dBm
- Selectable IF Bandwidth with External Filter
- RSSI Output with High Dynamic Range
- < 12.5mA Transmit-Mode Current
- < 6.7mA Receive-Mode Current
- < 800nA Shutdown Current
- Fast-On Startup Feature, < $250 \boldsymbol{\mu}$
- Small, 32-Pin, Thin QFN Package
*0.2\% BER, 4kbps Manchester-encoded data, 280kHz IF BW


## Ordering Information

| PART | TEMP <br> RANGE | PIN-PACKAGE | PKG <br> CODE |
| :---: | :---: | :---: | :---: |
| MAX7031_ATJ_ | $-40^{\circ} \mathrm{C}$ to <br> $+125^{\circ} \mathrm{C}$ | 32 Thin QFN-EP** | T3255-3 |

${ }^{* *} E P=$ Exposed paddle.
Note: The MAX7031 is available with factory-preset operating frequencies. See the Selector Guide for complete part numbers.

Pin Configuration, Selector Guide, Typical Application Circuit, and Functional Diagram appear at end of data sheet.

## Low-Cost, 308MHz, 315MHz, and 433.92MHz FSK Transceiver with Fractional-N PLL

## ABSOLUTE MAXIMUM RATINGS

HVin to GND. $\qquad$
$\qquad$ -0.3 V to +6.0 V
-0.3 V to +4.0 V
ENABLE, T/R, DATA, AGC0, AGC1,
AUTOCAL to GND $\qquad$ .-0.3 V to (HVIN + 0.3)V
All Other Pins to GND ..............................-0.3V to (_VDD + 0.3)V

Continuous Power Dissipation $\left(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)$ 32-Pin Thin QFN (derate $21.3 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ).
.1702 mW
Operating Temperature Range ......................... $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Storage Temperature Range ............................ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) ................................. $+300^{\circ} \mathrm{C}$
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

(Typical Application Circuit, $50 \Omega$ system impedance, $\mathrm{PAV}_{\mathrm{DD}}=\mathrm{AV}_{\mathrm{DD}}=\mathrm{DV}$ DD $=H \mathrm{HV}_{\mathrm{IN}}=+2.1 \mathrm{~V}$ to +3.6 V , $\mathrm{f}_{\mathrm{RF}}=308 \mathrm{MHz}, 315 \mathrm{MHz}$, or $433.92 \mathrm{MHz}, \mathrm{T}_{A}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{PAV} D \mathrm{D}=\mathrm{AV}$ DD $=D V_{D D}=H V_{I N}=+2.7 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage (3V Mode) | VDD |  to power supply |  | 2.1 | 2.7 | 3.6 | V |
| Supply Voltage (5V Mode) | HVIN | PAVDD, AV ${ }_{D D}$, and DVDD unconnected from HVIN, but connected together |  | 4.5 | 5.0 | 5.5 | V |
| Supply Current | IDD | Transmit mode (Note 2) | $\mathrm{ffF}=315 \mathrm{MHz}$ |  | 11.6 | 19.1 | mA |
|  |  |  | $\mathrm{ffF}_{\text {R }}=434 \mathrm{MHz}$ |  | 12.4 | 20.4 |  |
|  |  | $\mathrm{T}_{\mathrm{A}}<+85^{\circ} \mathrm{C}$, <br> typ at $+25^{\circ} \mathrm{C}$ <br> (Note 3) | Receiver 315MHz |  | 6.4 | 8.4 |  |
|  |  |  | Receiver 434MHz |  | 6.7 | 8.7 |  |
|  |  |  | Deep-sleep (3V mode) |  | 0.8 | 8.8 | $\mu \mathrm{A}$ |
|  |  |  | Deep-sleep (5V mode) |  | 2.4 | 10.9 |  |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}<+125^{\circ} \mathrm{C}, \\ & \text { typ at }+125^{\circ} \mathrm{C} \\ & \text { (Note 2) } \end{aligned}$ | Receiver 315 MHz |  | 6.8 | 8.7 | mA |
|  |  |  | Receiver 434MHz |  | 7.0 | 8.8 |  |
|  |  |  | Deep-sleep (3V mode) |  | 8.0 | 34.2 | $\mu \mathrm{A}$ |
|  |  |  | Deep-sleep (5V mode) |  | 14.9 | 39.3 |  |
| Voltage Regulator | VREG | $\mathrm{HV} \mathrm{IN}=5 \mathrm{~V}, \mathrm{ILOAD}=15 \mathrm{~mA}$ |  | 3.0 |  |  | V |
| DIGITAL I/O |  |  |  |  |  |  |  |
| Input-High Threshold | $\mathrm{V}_{\mathrm{IH}}$ | (Note 2) |  | $\begin{gathered} 0.9 \\ \times H V_{\text {IN }} \end{gathered}$ |  |  | V |
| Input-Low Threshold | VIL | (Note 2) |  |  |  | $\begin{gathered} 0.1 \\ \times H V_{\text {IN }} \end{gathered}$ | V |
| Pulldown Sink Current |  | AGC0-1, AUTOCAL, ENABLE, T/ $\bar{R}$, DATA$\left(\mathrm{HV} \mathrm{IN}_{\mathrm{N}}=5.5 \mathrm{~V}\right)$ |  | 20 |  |  | $\mu \mathrm{A}$ |
| Output Low Voltage | VOL | I SINK $=500 \mu \mathrm{~A}$ |  | 0.15 |  |  | V |
| Output High Voltage | VOH | ISOURCE $=500 \mu \mathrm{~A}$ |  | $\begin{gathered} \mathrm{HV} \mathrm{IN}_{\mathrm{N}} \\ -0.26 \end{gathered}$ |  |  | V |

## Low-Cost, 308MHz, 315MHz, and 433.92MHz FSK Transceiver with Fractional-N PLL

## AC ELECTRICAL CHARACTERISTICS

www. detypicat Application Circuit, $50 \Omega$ system impedance, $P A V_{D D}=A V_{D D}=D V_{D D}=H V_{I N}=+2.1 \mathrm{~V}$ to $+3.6 \mathrm{~V}, \mathrm{f}_{\mathrm{RF}}=308 \mathrm{MHz}, 315 \mathrm{MHz}$. or $433.92 \mathrm{MHz}, \mathrm{T}_{A}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{PAV} D=A V_{D D}=D V_{D D}=H V I N=+2.7 \mathrm{~V}, \mathrm{~T}_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GENERAL CHARACTERISTICS |  |  |  |  |  |  |  |
| Frequency Range |  |  |  | 308/315/433.92 |  |  | MHz |
| Maximum Input Level | PrFIN |  |  | 0 |  |  | dBm |
| Transmit Efficiency (Note 5) |  | $\mathrm{f}_{\mathrm{RF}}=315 \mathrm{MHz}$ |  | 32 |  |  | \% |
|  |  | $\mathrm{f}_{\mathrm{RF}}=434 \mathrm{MHz}$ |  | 30 |  |  |  |
| Power-On Time | ton | ENABLE or $T / \bar{R}$ transition low to high, transmitter frequency settled to within 50 kHz of the desired carrier |  | 200 |  |  | $\mu \mathrm{s}$ |
|  |  | ENABLE or $T / \bar{R}$ transition low to high, transmitter frequency settled to within 5 kHz of the desired carrier |  | 350 |  |  |  |
|  |  | ENABLE transition low to high, or $T / \bar{R}$ transition high to low, receiver startup time (Note 4) |  | 250 |  |  |  |
| RECEIVER |  |  |  |  |  |  |  |
| Sensitivity |  | $0.2 \%$ BER, 4kbps <br> Manchester data rate, 280 kHz IF BW, FSK <br> $\pm 50 \mathrm{kHz}$ deviation | 315 MHz | -110 |  |  | dBm |
|  |  |  | 434 MHz | -107 |  |  |  |
| Image Rejection |  |  |  | 46 |  |  | dB |
| POWER AMPLIFIER |  |  |  |  |  |  |  |
| Output Power | Pout | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ (Note 3) |  | 4.6 | 10.0 | 15.5 | dBm |
|  |  | $\begin{aligned} & \mathrm{T}_{A}=+125^{\circ} \mathrm{C}, \mathrm{PAV} \text { DD }=A V_{D D}=\mathrm{DV}_{\mathrm{DD}}= \\ & H V_{I N}=+2.1 \mathrm{~V}(\text { Note 2) } \end{aligned}$ |  | 3.9 | 6.7 |  |  |
|  |  | $\begin{aligned} & \mathrm{T}_{A}=-40^{\circ} \mathrm{C}, \mathrm{PAV} \text { DD }=A V_{D D}=\mathrm{DV}_{D D}=\mathrm{HV} \mathrm{IN} \\ & =+3.6 \mathrm{~V}(\text { Note } 3) \end{aligned}$ |  |  | 13.1 |  |  |
| Maximum Carrier Harmonics |  | With output matching network |  | -40 |  |  | dBc |
| Reference Spur |  |  |  |  | -50 |  | dBc |
| PHASE-LOCKED LOOP |  |  |  |  |  |  |  |
| Transmit VCO Gain | Kvco |  |  | 340 |  |  | MHz/V |
| Transmit PLL Phase Noise |  | 10kHz offset, 200kHz loop BW |  |  | -68 |  | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  | 1MHz offset, 200kHz loop BW |  | -98 |  |  |  |
| Receive VCO Gain |  |  |  |  | 340 |  | MHz/V |
| Receive PLL Phase Noise |  | 10 kHz offset, 500 kHz loop BW |  |  | -80 |  | $\mathrm{dBc} / \mathrm{Hz}$ |
|  |  | 1MHz offset, 500 kHz loop BW |  | -90 |  |  |  |
| Loop Bandwidth |  | Transmit PLL |  |  | 200 |  | kHz |
|  |  | Receive PLL |  | 500 |  |  |  |

## Low-Cost, 308MHz, 315MHz, and 433.92MHz FSK Transceiver with Fractional-N PLL

## AC ELECTRICAL CHARACTERISTICS (continued)

(TTypicâl Application Circuit, $50 \Omega$ system impedance, $\mathrm{PAV}_{\mathrm{DD}}=\mathrm{AV}_{\mathrm{DD}}=\mathrm{DV} \mathrm{VD}_{\mathrm{D}}=\mathrm{HV} / \mathrm{N}=+2.1 \mathrm{~V}$ to $+3.6 \mathrm{~V}, \mathrm{f}_{\mathrm{RF}}=308 \mathrm{MHz}, 315 \mathrm{MHz}$. or $433.92 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at PAV DD $=A V_{D D}=D V_{D D}=H V I N=+2.7 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference Frequency Input Level |  |  |  | 0.5 |  | VP-P |


| LNA Input Impedance | ZINLNA | Normalized to $50 \Omega$ | $\mathrm{fRF}=315 \mathrm{MHz}$ | 1-j4.7 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{ffF}_{\text {R }}=434 \mathrm{MHz}$ | 1- j3.3 |  |
| Voltage-Conversion Gain |  | High-gain state | $\mathrm{ffF}=315 \mathrm{MHz}$ | 50 | dB |
|  |  |  | $\mathrm{ffF}_{\text {R }}=434 \mathrm{MHz}$ | 45 |  |
|  |  | Low-gain state | $\mathrm{ffF}=315 \mathrm{MHz}$ | 13 |  |
|  |  |  | $\mathrm{f}_{\mathrm{RF}}=434 \mathrm{MHz}$ | 9 |  |
| Input-Referred 3rd-Order Intercept Point | IIP3 | High-gain state |  | -42 | dBm |
|  |  | Low-gain state |  | -6 |  |
| Mixer Output Impedance |  |  |  | 330 | $\Omega$ |
| LO Signal Feedthrough to Antenna |  |  |  | -100 | dBm |
| RSSI |  |  |  |  |  |
| Input Impedance |  |  |  | 330 | $\Omega$ |
| Operating Frequency | $\mathrm{fiF}^{\text {l }}$ |  |  | 10.7 | MHz |
| 3dB Bandwidth |  |  |  | 10 | MHz |
| Gain |  |  |  | 15 | $\mathrm{mV} / \mathrm{dB}$ |
| FSK DEMODULATOR |  |  |  |  |  |
| Conversion Gain |  |  |  | 2.0 | $\mathrm{mV} / \mathrm{kHz}$ |
| ANALOG BASEBAND |  |  |  |  |  |
| Maximum Data Filter Bandwidth |  |  |  | 50 | kHz |
| Maximum Data Slicer Bandwidth |  |  |  | 100 | kHz |
| Maximum Peak Detector Bandwidth |  |  |  | 50 | kHz |
| Maximum Data Rate |  | Manchester coded |  | 33 | kbps |
|  |  | Nonreturn to zero (NRZ) |  | 66 |  |
| CRYSTAL OSCILLATOR |  |  |  |  |  |
| Crystal Frequency | fXtAL |  |  | $\begin{gathered} \left(\mathrm{f}_{\mathrm{RF}}-10.7\right) \\ 124 \end{gathered}$ | MHz |
| Maximum Crystal Inductance |  |  |  | 50 | mH |
| Frequency Pulling by VDD |  |  |  | 2 | ppm/V |
| Crystal Load Capacitance |  | (Note 6) |  | 4.5 | pF |

## Low-Cost, 308MHz, 315MHz, and 433.92MHz FSK Transceiver with Fractional-N PLL

## AC ELECTRICAL CHARACTERISTICS (continued)

www. detypicat Application Circuit, $50 \Omega$ system impedance, $P A V_{D D}=A V_{D D}=D V_{D D}=H V_{I N}=+2.1 \mathrm{~V}$ to +3.6 V , $\mathrm{f}_{\mathrm{RF}}=308 \mathrm{MHz}, 315 \mathrm{MHz}$. or $433.92 \mathrm{MHz}, \mathrm{T}_{A}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $P A V_{D D}=A V_{D D}=D V_{D D}=H V I N=+2.7 \mathrm{~V}, T_{A}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

Note 1: Supply current, output power, and efficiency are greatly dependent on board layout and PAOUT match.
Note 2: $100 \%$ tested at $\mathrm{T}_{\mathrm{A}}=+125^{\circ} \mathrm{C}$. Guaranteed by design and characterization over temperature.
Note 3: Guaranteed by design and characterization. Not production tested.
Note 4: Time for final signal detection; does not include baseband filter settling.
Note 5: Efficiency = Pout / (VDD x IDD).
Note 6: Dependent on PC board trace capacitance.
Note 7: Input impedance is measured at the LNAIN pin. Note that the impedance at 315 MHz includes the 12 nH inductive degeneration from the LNA source to ground. The impedance at 434 MHz includes a 10 nH inductive degeneration connected from the LNA source to ground. The equivalent input circuit is $50 \Omega$ in series with $\sim 2.2 p F$. The voltage conversion is measured with the LNA input-matching inductor, the degeneration inductor, and the LNA/mixer tank in place, and does not include the IF filter insertion loss.
(Typical Operating Circuit, PAV ${ }_{D D}=A V_{D D}=\mathrm{DV}_{\mathrm{DD}}=\mathrm{HV}$ IN $=+3.0 \mathrm{~V}$, $\mathrm{fRF}=433.92 \mathrm{MHz}$, IF $\mathrm{BW}=280 \mathrm{kHz}$. 4 kbps Manchester encoded, $0.2 \%$ BER deviation $= \pm 50 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

## RECEIVER



# Low-Cost, 308MHz, 315MHz, and 433.92MHz FSK Transceiver with Fractional-N PLL 

Typical Operating Characteristics (continued)
(Typical Operating Circuit, $P A V_{D D}=A V_{D D}=D V_{D D}=H V I N=+3.0 \mathrm{~V}, f_{R F}=433.92 \mathrm{MHz}$, IF BW $=280 \mathrm{kHz}$. 4 kbps Manchester encoded, $0.2 \%$ BER deviation $= \pm 50 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)




RECEIVER

SENSITIVITY vs. TEMPERATURE



IMAGE REJECTION vs. TEMPERATURE


SENSITIVITY vs. FREQUENCY DEVIATION


FSK DEMODULATOR OUTPUT vs. IF FREQUENCY


NORMALIZED IF GAIN vs. IF FREQUENCY


## Low-Cost, 308MHz, 315MHz, and 433.92MHz ASK Transceiver with Fractional-N PLL

## Typical Operating Characteristics (continued)

(Typical Operating Circuit, PAVDD $=A V_{D D}=D V_{D D}=H V I N=+3.0 \mathrm{~V}, \mathrm{f}_{\mathrm{RF}}=433.92 \mathrm{MHz}$, IF BW $=280 \mathrm{kHz}$. 4 kbps Manchester encoded, $0.2 \%$ BER deviation $= \pm 50 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

## RECEIVER



INPUT IMPEDANCE vs. INDUCTIVE DEGENERATION


PHASE NOISE vs. OFFSET FREQUENCY


S11 SMITH PLOT OF RFIN


INPUT IMPEDANCE vs. INDUCTIVE DEGENERATION



Low-Cost, 308MHz, 315MHz, and 433.92MHz FSK Transceiver with Fractional-N PLL

Typical Operating Characteristics (continued)
(Tyypical Operating Circuit, PAVDD $=A V_{D D}=D V_{D D}=H V_{I N}=+3.0 \mathrm{~V}, f_{R F}=433.92 \mathrm{MHz}$, IF BW $=280 \mathrm{kHz}$. 4 kbps Manchester encoded, $0.2 \%$ BER deviation $= \pm 50 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


SUPPLY CURRENT vS. OUTPUT POWER




OUTPUT POWER vs. SUPPLY VOLTAGE


OUTPUT POWER vs. SUPPLY VOLTAGE


EFFICIENCY vs. SUPPLY VOLTAGE


## EFFICIENCY vs. SUPPLY VOLTAGE



## Low-Cost, 308MHz, 315MHz, and 433.92MHz ASK Transceiver with Fractional-N PLL

Typical Operating Characteristics (continued)

(Typical4Operating Circuit, PAV ${ }_{D D}=A V_{D D}=D V_{D D}=H V I N=+3.0 \mathrm{~V}, f_{R F}=433.92 \mathrm{MHz}$, IF BW $=280 \mathrm{kHz}$. 4kbps Manchester encoded, $0.2 \%$ BER deviation $= \pm 50 \mathrm{kHz}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)

TRANSMITTER


PHASE NOISE vs. OFFSET FREQUENCY




## Low-Cost, 308MHz, 315MHz, and 433.92MHz FSK Transceiver with Fractional-N PLL

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1 | PAVDD | Power-Amplifier Supply Voltage. Bypass to GND with $0.01 \mu$ F and 220 pF capacitors placed as close to the pin as possible. |
| 2 | ROUT | Envelope-Shaping Output. ROUT controls the power-amplifier envelope's rise and fall times. Connect ROUT to the PA pullup inductor or optional power-adjust resistor. Bypass the inductor to GND as close to the inductor as possible with 680pF and 220pF capacitors as shown in the Typical Application Circuit. |
| 3 | TX/RX1 | Transmit/Receive Switch Throw. Drive T//̄ high to short TX/RX1 to TX/RX2. Drive T//्R low to disconnect TX/RX1 from TX/RX2. Functionally identical to TX/RX2. |
| 4 | TX/RX2 | Transmit/Receive Switch Pole. Typically connected to ground. See the Typical Application Circuit. |
| 5 | PAOUT | Power-Amplifier Output. Requires a pullup inductor to the supply voltage (or ROUT if envelope shaping is desired), which can be part of the output-matching network to an antenna. |
| 6 | $A V_{D D}$ | Analog Power-Supply Voltage. $A V_{D D}$ is connected to an on-chip +3.0 V regulator in 5 V operation. Bypass AVDD to GND with a $0.1 \mu \mathrm{~F}$ and 220pF capacitor placed as close to the pin as possible. |
| 7 | LNAIN | Low-Noise Amplifier Input. Must be AC-coupled. |
| 8 | LNASRC | Low-Noise Amplifier Source for External Inductive Degeneration. Connect an inductor to GND to set the LNA input impedance. |
| 9 | LNAOUT | Low-Noise Amplifier Output. Must be connected to $A V_{D D}$ through a parallel LC tank filter. AC-couple to MIXIN+. |
| 10 | MIXIN+ | Noninverting Mixer Input. Must be AC-coupled to the LNA output. |
| 11 | MIXIN- | Inverting Mixer Input. Bypass to AVDD with a capacitor as close to the LNA LC tank filter as possible. |
| 12 | MIXOUT | $330 \Omega$ Mixer Output. Connect to the input of the 10.7 MHz filter. |
| 13 | IFIN- | Inverting $330 \Omega$ IF Limiter Amplifier Input. Bypass to GND with a capacitor. |
| 14 | IFIN+ | Noninverting $330 \Omega$ IF Limiter Amplifier Input. Connect to the output of the 10.7MHz IF filter. |
| 15 | PDMIN | Minimum-Level Peak Detector for Demodulator Output |
| 16 | PDMAX | Maximum-Level Peak Detector for Demodulator Output |
| 17 | DS- | Inverting Data Slicer Input |
| 18 | DS+ | Noninverting Data Slicer Input |
| 19 | OP+ | Noninverting Op-Amp Input for the Sallen-Key Data Filter |
| 20 | DF | Data-Filter Feedback Node. Input for the feedback capacitor of the Sallen-Key data filter. |
| 21 | RSSI | Buffered Received-Signal-Strength-Indicator Output |
| 22 | T/R | Transmit//Receive. Drive high to put the device in transmit mode. Drive low or leave unconnected to put the device in receive mode. It is internally pulled down. |
| 23 | ENABLE | Enable. Drive high for normal operation. Drive low or leave unconnected to put the device into shutdown mode. |
| 24 | DATA | Receiver Data Output/Transmitter Data Input |
| 25 | N.C. | No Connection. Do not connect to this pin. |
| 26 | DV ${ }_{\text {DD }}$ | Digital Power-Supply Voltage. Bypass to GND with a $0.01 \mu \mathrm{~F}$ and 220 pF capacitor placed as close to the pin as possible. |
| 27 | HVIN | High-Voltage Supply Input. For $3 V$ operation, connect $H V_{I N}$ to $A V_{D D}, ~ P A V_{D D}$, and $D V_{D D}$. For 5 V operation, tie only $\mathrm{HV}_{\mathrm{IN}}$ to 5 V . Bypass HV IN to GND with a $0.01 \mu \mathrm{~F}$ and 220pF capacitor placed as close to the pin as possible. |

# Low-Cost, 308MHz, 315MHz, and 433.92MHz FSK Transceiver with Fractional-N PLL 

Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 28 | AUTOCAL | Enable for FSK demodulator autocalibration ( $\sim$ 1min cycle). Bypass to GND with a 10pF capacitor. |
| 29 | AGC1 | AGC Enable/Dwell Time Control 1. See Table 1. Bypass to GND with a 10pF capacitor. |
| 30 | AGC0 | AGC Enable/Dwell Time Control 0 (LSB). See Table 1. Bypass to GND with a 10pF capacitor. |
| 31 | XTAL1 | Crystal Input 1. Bypass to GND if XTAL2 is driven by an AC-coupled external reference. |
| 32 | XTAL2 | Crystal Input 2. XTAL2 can be driven from an external AC-coupled reference. |
| EP | GND | Exposed Paddle. Solder evenly to the board's ground plane for proper operation. |

## Detailed Description

The MAX7031 $308 \mathrm{MHz}, 315 \mathrm{MHz}$, and 433.92 MHz CMOS transceiver and a few external components provide a complete transmit and receive chain from the antenna to the digital data interface. This device is designed for transmitting and receiving FSK data. All transmit frequencies are generated by a fractional-Nbased synthesizer, allowing for very fine frequency steps in increments of fXTAL / 4096. The receive local oscillator (LO) is generated by a traditional integer- N based synthesizer. Depending on component selection, data rates as high as 33kbps (Manchester encoded) or 66kbps (NRZ encoded) can be achieved.

## Receiver

Low-Noise Amplifier (LNA)
The LNA is a cascode amplifier with off-chip inductive degeneration that achieves approximately 30 dB of voltage gain that is dependent on both the antenna-matching network at the LNA input, and the LC tank network between the LNA output and the mixer inputs.
The off-chip inductive degeneration is achieved by connecting an inductor from LNASRC to AGND. This inductor sets the real part of the input impedances at LNAIN, allowing for a more flexible match for low-input impedances such as a PC board trace antenna. A nominal value for this inductor with a $50 \Omega$ input impedance is 12 nH at 315 MHz and 10 nH at 434 MHz , but the inductance is affected by PC board trace length. LNASRC can be shorted to ground to increase sensitivity by approximately 1 dB , but the input match must then be reoptimized.
The LC tank filter connected to LNAOUT consists of L5 and C9 (see the Typical Application Circuit). Select L5 and C9 to resonate at the desired RF input frequency. The resonant frequency is given by:

$$
f=\frac{1}{2 \pi \sqrt{\text { LTOTAL } \times \mathrm{C}_{\text {TOTAL }}}}
$$

where LTOTAL $=\mathrm{L} 5+$ LPARASItICS and CTOTAL $=\mathrm{C} 9+$ Cparasitics.
Lparasitics and Cparasitics include inductance and capacitance of the PC board traces, package pins, mixer input impedance, LNA output impedance, etc. These parasitics at high frequencies cannot be ignored, and can have a dramatic effect on the tank filter center frequency. Lab experimentation should be done to optimize the center frequency of the tank. The parasitic capacitance is generally 5 pF to 7 pF .

Automatic Gain Control (AGC) When the AGC is enabled, it monitors the RSSI output. When the RSSI output reaches 1.28 V , which corresponds to an RF input level of approximately -55 dBm , the AGC switches on the LNA gain-reduction attenuator. The attenuator reduces the LNA gain by 36 dB , thereby reducing the RSSI output by about 540 mV to 740 mV . The LNA resumes high-gain mode when the RSSI output level drops back below 680 mV (approximately -59 dBm at the RF input) for a programmable interval called the AGC dwell time (see Table 1). The AGC has a hysteresis of approximately 4 dB . With the AGC function, the RSSI dynamic range is increased. AGC is not necessary for most FSK applications.

## AGC Dwell Time Settings

The AGC dwell timer holds the AGC in a low-gain state for a set amount of time after the power level drops below the AGC switching threshold. After that set amount of time, if the power level is still below the AGC threshold, the LNA goes into high-gain state.

# Low-Cost, 308MHz, 315MHz, and 433.92MHz FSK Transceiver with Fractional-N PLL 

## Table 1. AGC Dwell Time Settings for MAX7031

| AGC1 | AGC0 | DESCRIPTION |
| :---: | :---: | :--- |
| 0 | 0 | AGC disabled, high gain selected |
| 0 | 1 | $\mathrm{~K}=11$, short dwell time |
| 1 | 0 | $\mathrm{~K}=14$, medium dwell time |
| 1 | 1 | $\mathrm{~K}=20$, long dwell time |

The MAX7031 uses the two AGC control pins (AGC0 and AGC1) to enable or disable the AGC and set three user-controlled dwell timer settings. The AGC dwell time is dependent on the crystal frequency and the bit settings of the AGC control pins. To calculate the dwell time, use the following equation:

$$
\text { Dwell Time }=\frac{2^{K}}{f_{X T A L}}
$$

where $K$ is an integer in decimal, determined by the control pin settings shown in Table 1.
For example, a receiver operating at 315 MHz has a crystal oscillator frequency of 12.679 MHz . For $\mathrm{K}=11$ (AGC setting $=0,1$ ), the dwell timer is $162 \mu \mathrm{~s}$; for $\mathrm{K}=$ 14 (AGC setting $=1,0$ ), the dwell timer is 1.3 ms ; for K $=20($ AGC setting $=1,1)$, the dwell time is 83 ms .

## Mixer

A unique feature of the MAX7031 is the integrated image rejection of the mixer. This eliminates the need for a costly front-end SAW filter for many applications. The advantage of not using a SAW filter is increased sensitivity, simplified antenna matching, less board space, and lower cost.
The mixer cell is a pair of double-balanced mixers that perform an IQ downconversion of the RF input to the 10.7 MHz intermediate frequency (IF) with low-side injection (i.e., fLO $=f R F-f_{I F}$ ). The image-rejection circuit


Figure 1. FSK Demodulator PLL Block Diagram
then combines these signals to achieve a typical 46 dB of image rejection over the full temperature range. Lowside injection is required as high-side injection is not possible due to the on-chip image rejection. The IF output is driven by a source follower, biased to create a driving impedance of $330 \Omega$ to interface with an off-chip $330 \Omega$ ceramic IF filter. The voltage conversion gain driving a $330 \Omega$ load is approximately 20 dB . Note that the MIXIN+ and MIXIN- inputs are functionally identical.

Integer-N, Phase-Locked Loop (PLL) The MAX7031 utilizes a fixed integer-N PLL to generate the receive LO. All PLL components, including the loop filter, voltage-controlled oscillator, charge pump, asynchronous $24 x$ divider, and phase-frequency detector are internal. The loop bandwidth is approximately 500 kHz . The relationship between RF, IF, and reference frequencies is given by:

$$
f R E F=(f R F-f I F) / 24
$$

## Intermediate Frequency (IF)

The IF section presents a differential $330 \Omega$ load to provide matching for the off-chip ceramic filter. The internal six AC-coupled limiting amplifiers produce an overall gain of approximately 65dB, with a bandpass fil-ter-type response centered near the 10.7 MHz IF frequency with a 3dB bandwidth of approximately 10 MHz . The RSSI circuit demodulates the IF to baseband by producing a DC output proportional to the log of the IF signal level with a slope of approximately $15 \mathrm{mV} / \mathrm{dB}$.

FSK Demodulator
The FSK demodulator uses an integrated 10.7 MHz PLL that tracks the input RF modulation and converts the frequency deviation into a voltage difference. The PLL is illustrated in Figure 1. The input to the PLL comes from the output of the IF limiting amplifiers. The PLL control voltage responds to changes in the frequency of the input signal with a nominal gain of $2.0 \mathrm{mV} / \mathrm{kHz}$. For example, an FSK peak-to-peak deviation of 50 kHz


Figure 2. Sallen-Key Lowpass Data Filter

## Low-Cost, 308MHz, 315MHz, and 433.92MHz FSK Transceiver with Fractional-N PLL



Figure 3. Generating Data Slicer Threshold Using a Lowpass Filter
generates a 100 mV P-p signal on the control line. This control voltage is then filtered and sliced by the baseband circuitry.
The FSK demodulator PLL requires calibration to overcome variations in process, voltage, and temperature. This is done by using the AUTOCAL pin, or by cycling the ENABLE pin. If the AUTOCAL pin is a logic 1, calibration occurs approximately every minute. If the AUTOCAL pin is a logic 0 , calibration occurs only after the MAX7031 is enabled.

## Data Filter

The data filter for the demodulated data is implemented as a 2nd-order, lowpass Sallen-Key filter. The pole locations are set by the combination of two on-chip resistors and two external capacitors. Adjusting the value of the external capacitors changes the corner frequency to optimize for different data rates. Set the corner frequency in kHz to approximately 2 times the fastest expected Manchester data rate in kbps from the transmitter (1.0 times the fastest expected NRZ data rate). Keeping the corner frequency near the data rate rejects any noise at higher frequencies, resulting in an increase in receiver sensitivity.

## Table 2. Coefficients to Calculate $\mathrm{C}_{\mathrm{F}}$ and CF2

| FILTER TYPE | a | b |
| :---: | :---: | :---: |
| Butterworth <br> $(Q=0.707)$ | 1.414 | 1.000 |
| Bessel <br> $(Q=0.577)$ | 1.3617 | 0.618 |



Figure 4. Generating Data Slicer Threshold Using the Peak Detectors

The configuration shown in Figure 2 can create a Butterworth or Bessel response. The Butterworth filter offers a very-flat-amplitude response in the passband and a rolloff rate of $40 \mathrm{~dB} /$ decade for the two-pole filter. The Bessel filter has a linear phase response, which works well for filtering digital data. To calculate the value of the capacitors, use the following equations, along with the coefficients in Table 2:

$$
\begin{aligned}
& \mathrm{C}_{\mathrm{F} 1}=\frac{\mathrm{b}}{\mathrm{a}(100 \mathrm{k} \Omega)(\pi)\left(\mathrm{f}_{\mathrm{c}}\right)} \\
& \mathrm{C}_{\mathrm{F} 2}=\frac{\mathrm{a}}{4(100 \mathrm{k} \Omega)(\pi)\left(\mathrm{f}_{\mathrm{c}}\right)}
\end{aligned}
$$

where $\mathrm{f}_{\mathrm{C}}$ is the desired 3 dB corner frequency.
For example, choose a Butterworth filter response with a corner frequency of 5 kHz :

$$
\begin{aligned}
& \mathrm{C}_{\mathrm{F} 1}=\frac{1.000}{(1.414)(100 \mathrm{k} \Omega)(3.14)(5 \mathrm{kHz})} \approx 450 \mathrm{pF} \\
& \mathrm{C}_{\mathrm{F} 2}=\frac{1.414}{(4)(100 \mathrm{k} \Omega)(3.14)(5 \mathrm{kHz})} \approx 225 \mathrm{pF}
\end{aligned}
$$

Choosing standard capacitor values changes CF1 to 470 pF and CF2 to 220pF. In the Typical Application Circuit, CF1 and CF2 are named C16 and C17, respectively.

# Low-Cost, 308MHz, 315MHz, and 433.92MHz FSK Transceiver with Fractional-N PLL 


#### Abstract

Data Slicer The data slicer takes the analog output of the data filter and converts it to a digital signal. This is achieved by using a comparator and comparing the analog input to a threshold voltage. The threshold voltage is set by the voltage on the DS- pin, which is connected to the negative input of the data-slicer comparator. Numerous configurations can be used to generate the data-slicer threshold. For example, the circuit in Figure 3 shows a simple method using only one resistor and one capacitor. This configuration averages the analog output of the filter and sets the threshold to approximately $50 \%$ of that amplitude. With this configuration, the threshold automatically adjusts as the analog signal varies, minimizing the possibility for errors in the digital data. The values of $R$ and $C$ affect how fast the threshold tracks the analog amplitude. Be sure to keep the corner frequency of the RC circuit much lower (about 10 times) than the lowest expected data rate.


With this configuration, a long string of NRZ zeros or ones can cause the threshold to drift. This configuration works best if a coding scheme, such as Manchester coding, which has an equal number of zeros and ones, is used.
Figure 4 shows a configuration that uses the positive and negative peak detectors to generate the threshold. This configuration sets the threshold to the midpoint between a high output and a low output of the data filter.

## Peak Detectors

The maximum peak detector (PDMAX) and minimum peak detector (PDMIN), with resistors and capacitors shown in Figure 4, create DC output voltages equal to the high- and low-peak values of the filtered demodulated signal. The resistors provide a path for the capacitors to discharge, allowing the peak detectors to dynamically follow peak changes of the data filter output voltages.
The maximum and minimum peak detectors can be used together to form a data slicer threshold voltage at a value midway between the maximum and minimum voltage levels of the data stream (see the Data Slicer section and Figure 4). Set the RC time constant of the peak-detector combining network to at least 5 times the data period.
If there is an event that causes a significant change in the magnitude of the baseband signal, such as an AGC gain switch or a power-up transient, the peak detectors may "catch" a false level. If a false peak is detected, the slicing level is incorrect. The MAX7031 peak detectors correct these problems by temporarily tracking the incoming baseband filter voltage when an AGC state
switch occurs, or by forcing the peak detectors to track the baseband filter output voltage until all internal circuits are stable following an enable pin low-to-high transition. The peak detectors exhibit a fast attack/slow decay response. This feature allows for an extremely fast startup or AGC recovery.

Transmitter
Power Amplifier (PA)
The PA of the MAX7031 is a high-efficiency, opendrain, Class C amplifier. The PA with proper outputmatching network can drive a wide range of antenna impedances, which includes a small-loop PC board trace and a $50 \Omega$ antenna. The output-matching network for a $50 \Omega$ antenna is shown in the Typical Application Circuit. The output-matching network suppresses the carrier harmonics and transforms the antenna impedance to an optimal impedance at PAOUT (pin 5). The optimal impedance at PAOUT is $250 \Omega$.
When the output-matching network is properly tuned, the PA transmits power with a high overall efficiency of up to $32 \%$. The efficiency of the PA itself is more than $46 \%$. The output power is set by an external resistor at PAOUT, and is also dependent on the external antenna and antenna-matching network at the PA output.

## Envelope Shaping

The MAX7031 features an internal envelope-shaping resistor, which connects between the open-drain output of the PA and the power supply. The envelope-shaping resistor slows the turn-on/turn-off of the PA. Envelope shaping is not necessary for FSK. For most applications, the PA pullup inductor should be tied to PAVDD instead of ROUT.

Fractional-N Phase-Locked Loop (PLL) The MAX7031 utilizes a fully integrated, fractional-N PLL for its transmit frequency synthesizer. All PLL components, including the loop filter, are integrated internally. The loop bandwidth is approximately 200 kHz .

Power-Supply Connections
The MAX7031 can be powered from a 2.1 V to 3.6 V supply or a 4.5 V to 5.5 V supply. If a 4.5 V to 5.5 V supply is used, then the on-chip linear regulator reduces the 5 V supply to the 3 V needed to operate the chip.
To operate the MAX7031 from a 3V supply, connect PAVDD, AV using a 5 V supply, connect the supply to HV IN only and connect $A V_{D D}, P A V_{D D}$, and $D V_{D D}$ together. In both cases, bypass PAVDD, DVDD, and HVIN to GND with a $0.01 \mu \mathrm{~F}$ and 220 pF capacitor and bypass AVDD to GND with a $0.1 \mu \mathrm{~F}$ and 220 pF capacitor. Bypass $\mathrm{T} / \overline{\mathrm{R}}$,

# Low-Cost, 308MHz, 315MHz, and 433.92MHz FSK Transceiver with Fractional-N PLL 

ENABLE, DATA, AGC0-1, and AUTOCAL with 10pF www.dcapacitorsito GND. Place all bypass capacitors as close to the respective pins as possible.

## Transmit/Receive Antenna Switch

The MAX7031 features an internal SPST RF switch that, when combined with a few external components, allows the transmit and receive pins to share a common antenna (see the Typical Application Circuit). In receive mode, the switch is open and the power amplifier is shut down, presenting a high impedance to minimize the loading of the LNA. In transmit mode, the switch closes to complete a resonant tank circuit at the PA output and forms an RF short at the input to the LNA. In this mode, the external passive components couple the output of the PA to the antenna to protect the LNA input from strong transmitted signals.
The switch state is controlled by the $T / \bar{R}$ pin (pin 22). Drive $T / \bar{R}$ high to put the device in transmit mode; drive $T / \bar{R}$ low to put the device in receive mode.

Crystal Oscillator (XTAL)
The XTAL oscillator in the MAX7031 is designed to present a capacitance of approximately 3pF between the XTAL1 and XTAL2 pins. In most cases, this corresponds to a 4.5 pF load capacitance applied to the external crystal when typical PC board parasitics are added. It is very important to use a crystal with a load capacitance that is equal to the capacitance of the MAX7031 crystal oscillator plus PC board parasitics. If a crystal designed to oscillate with a different load capacitance is used, the crystal is pulled away from its stated operating frequency, introducing an error in the reference frequency. Crystals designed to operate with higher differential load capacitance always pull the reference frequency higher.

In actuality, the oscillator pulls every crystal. The crystal's natural frequency is really below its specified frequency, but when loaded with the specified load capacitance, the crystal is pulled and oscillates at its specified frequency. This pulling is already accounted for in the specification of the load capacitance.
Additional pulling can be calculated if the electrical parameters of the crystal are known. The frequency pulling is given by:

$$
f_{p}=\frac{C_{m}}{2}\left(\frac{1}{C_{\text {CASE }}+C_{\text {LOAD }}}-\frac{1}{C_{\text {CASE }}+C_{S P E C}}\right) \times 10^{6}
$$

where:
fp is the amount the crystal frequency is pulled in ppm.
Cm is the motional capacitance of the crystal.
CCASE is the case capacitance.
CSPEC is the specified load capacitance.
CLOAD is the actual load capacitance.
When the crystal is loaded as specified, i.e., CloAD = CSPEC, the frequency pulling equals zero.

Chip Information
PROCESS: CMOS

Pin Configuration


## Low-Cost, 308MHz, 315MHz, and 433.92MHz FSK Transceiver with Fractional-N PLL

 Typical Application Circuit

Selector Guide

| PART | CARRIER <br> FREQUENCY (MHz) | FSK DEVIATION <br> FREQUENCY (kHz) |
| :--- | :---: | :---: |
| MAX7031LATJ | 308 | $\pm 51.413$ |
| MAX7031MATJ15 | 315 | $\pm 15.477$ |
| MAX7031MATJ50 | 315 | $\pm 49.528$ |
| MAX7031HATJ17 | 433.92 | $\pm 17.221$ |
| MAX7031HATJ51 | 433.92 | $\pm 51.663$ |

## Low-Cost, 308MHz, 315MHz, and 433.92MHz FSK Transceiver with Fractional-N PLL

Table 3. Component Values for Typical Application Circuit

| COMPONENT | VALUE FOR 433.92MHz RF | VALUE FOR 315MHz RF | DESCRIPTION |
| :---: | :---: | :---: | :---: |
| C1 | 220pF | 220pF | 10\% |
| C2 | 680pF | 680pF | 10\% |
| C3 | 6.8 pF | 12pF | 5\% |
| C4 | 6.8 pF | 10pF | 5\% |
| C5 | 10pF | 22pF | 5\% |
| C6 | 220pF | 220pF | 10\% |
| C7 | $0.1 \mu \mathrm{~F}$ | $0.1 \mu \mathrm{~F}$ | 10\% |
| C8 | 100pF | 100pF | 5\% |
| C9 | 1.8pF | 2.7 pF | $\pm 0.1 \mathrm{pF}$ |
| C10 | 100pF | 100pF | 5\% |
| C11 | 220pF | 220pF | 10\% |
| C12 | 100pF | 100pF | 5\% |
| C13 | 1500pF | 1500pF | 10\% |
| C14 | $0.047 \mu \mathrm{~F}$ | $0.047 \mu \mathrm{~F}$ | 10\% |
| C15 | $0.047 \mu \mathrm{~F}$ | $0.047 \mu \mathrm{~F}$ | 10\% |
| C16 | 470pF | 470pF | 10\% |
| C17 | 220pF | 220pF | 10\% |
| C18 | 220pF | 220 pF | 10\% |
| C19 | 0.01 F | $0.01 \mu \mathrm{~F}$ | 10\% |
| C20 | 100pF | 100pF | 5\% |
| C21 | 100pF | 100pF | 5\% |
| C22 | 220pF | 220pF | 10\% |
| C23 | 0.01 F | 0.01 1 F | 10\% |
| C24 | $0.01 \mu \mathrm{~F}$ | $0.01 \mu \mathrm{~F}$ | 10\% |
| L1 | 22 nH | 27 nH | Coilcraft 0603CS |
| L2 | 22 nH | 30 nH | Coilcraft 0603CS |
| L3 | 22 nH | 30nH | Coilcraft 0603CS |
| L4 | 10nH | 12 nH | Coilcraft 0603CS |
| L5 | 16 nH | 30nH | Murata LQW18A |
| L6 | 68nH | 100nH | Coilcraft 0603CS |
| R1 | $100 \mathrm{k} \Omega$ | $100 \mathrm{k} \Omega$ | 5\% |
| R2 | $100 \mathrm{k} \Omega$ | $100 \mathrm{k} \Omega$ | 5\% |
| R3 | $0 \Omega$ | $0 \Omega$ | - |
| Y1 | 17.63416 MHz | 12.67917 MHz | Crystal, 4.5pF load capacitance |
| Y2 | 10.7MHz ceramic filter | 10.7 MHz ceramic filter | Murata SFECV10.7 series |

Note: Component values vary depending on PC board layout.

Low-Cost, 308MHz, 315MHz, and 433.92MHz FSK Transceiver with Fractional-N PLL

Functional Diagram


## Low-Cost, 308MHz, 315MHz, and 433.92MHz FSK Transceiver with Fractional-N PLL

## Package Information

www. d(Then package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

 implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

