


## N-Channel 30-V (D-S) MOSFET

PRODUCT SUMMARY					
V <sub>DS</sub> (V)	$R_{DS(on)}(\Omega)$	$Ω$ ) $I_D(A)^{a,g} Q_g(C)$			
30	0.012 at V <sub>GS</sub> = 10 V	20	6.8 nC		
	$0.015$ at $V_{GS} = 4.5 \text{ V}$	20	0.6110		


#### ----



Ordering Information: SiR472DP-T1-GE3 (Lead (Pb)-free and Halogen-free)

### **FEATURES**

- Halogen-free
- TrenchFET<sup>®</sup> Power MOSFET
- Low Thermal Resistance PowerPAK<sup>®</sup> Package with Low 1.07 mm Profile




- 100 % R<sub>g</sub> Tested
- 100 % UIS Tested

#### **APPLICATIONS**

- Notebook CPU Core
  - High-Side Switch





N-Channel MOSFET

Parameter		Symbol	Limit	Unit	
Drain-Source Voltage		V <sub>DS</sub>	30	V	
Gate-Source Voltage		V <sub>GS</sub>	± 20	¬	
	T <sub>C</sub> = 25 °C		20 <sup>g</sup>		
Continuous Drain Current (T <sub>.I</sub> = 150 °C)	T <sub>C</sub> = 70 °C	I_	20 <sup>g</sup>	7	
Continuous Diam Current (1) = 130 C)	T <sub>A</sub> = 25 °C	I <sub>D</sub>	14 <sup>b, c</sup>		
	T <sub>A</sub> = 70 °C		11 <sup>b, c</sup>		
Pulsed Drain Current		I <sub>DM</sub>	50	A	
Continuous Course Drain Diada Current	T <sub>C</sub> = 25 °C	I.	20 <sup>g</sup>		
Continuous Source-Drain Diode Current	T <sub>A</sub> = 25 °C	I <sub>S</sub>	3.2 <sup>b, c</sup>		
Single Pulse Avalanche Current L = 0.1 mH		I <sub>AS</sub>	22		
Avalanche Energy	L = 0.1 IIII	E <sub>AS</sub>	24	mJ	
Maximum Power Dissipation	T <sub>C</sub> = 25 °C		29.8		
	T <sub>C</sub> = 70 °C	P <sub>D</sub>	19.0	10/	
	T <sub>A</sub> = 25 °C	LD	3.9 <sup>b, c</sup>	W	
	T <sub>A</sub> = 70 °C		2.5 <sup>b, c</sup>		
Operating Junction and Storage Temperature Ra	T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150			
Soldering Recommendations (Peak Temperature) <sup>d, e</sup>			260	°C	

THERMAL RESISTANCE RATINGS						
Parameter	Symbol	Typical	Maximum	Unit		
Maximum Junction-to-Ambient <sup>b, f</sup>	t ≤ 10 s	$R_{thJA}$	27	32	°C/W	
Maximum Junction-to-Case (Drain)	Steady State	$R_{thJC}$	3.5	4.2	C/VV	

#### Notes

- a. Base on  $T_C$  = 25 °C.
- b. Surface Mounted on 1" x 1" FR4 board.
- c. t = 10 s.
- d. See Solder Profile (http://www.vishay.com/ppg?73257). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and www.Data singulation process in the compact to ensure adequate bottom side solder interconnection.
  - e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
  - f. Maximum under Steady State conditions is 70 °C/W.
  - g. Package Limited.



SPECIFICATIONS $T_J = 25$ °C, unless otherwise noted       Parameter     Symbol     Test Conditions     Min.     Typ.     M						Unit	
Static	Syllibol	rest Conditions	IVIIII.	тур.	Max.	Onit	
Drain-Source Breakdown Voltage	V <sub>DS</sub>	$V_{GS} = 0 \text{ V}, I_{D} = 250 \mu\text{A}$	30			V	
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$			28		mV/°C	
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I <sub>D</sub> = 250 μA		- 6			
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	1.2		2.5	V	
Gate-Source Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 0 V			1		
		V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55 °C			10	μΑ	
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	20			Α	
	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 13.8 A		0.0097	0.0120	Ω	
Drain-Source On-State Resistance <sup>a</sup>		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 12.4 A		0.0122	0.0150		
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 13.8 A		52		S	
Dynamic <sup>b</sup>					<u> </u>	I	
Input Capacitance	C <sub>iss</sub>			820		pF	
Output Capacitance	C <sub>oss</sub>	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V, f = 1 MHz		195			
Reverse Transfer Capacitance	C <sub>rss</sub>			73			
Total Cata Charge	Qg	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 13.8 A		15	23	nC	
Total Gate Charge				6.8	10.2		
Gate-Source Charge	$Q_{gs}$	$V_{DS} = 15 \text{ V}, V_{GS} = 5 \text{ V}, I_D = 13.8 \text{ A}$		2.5			
Gate-Drain Charge	$Q_{gd}$			2.3			
Gate Resistance	$R_g$	f = 1 MHz	0.36	1.8	3.6	Ω	
Turn-On Delay Time	t <sub>d(on)</sub>			16	24	ns ns	
Rise Time	t <sub>r</sub>	$V_{DD}$ = 15 V, $R_L$ = 1.4 $\Omega$		12	18		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong 11 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$		16	24		
Fall Time	t <sub>f</sub>			10	20		
Turn-On Delay Time	t <sub>d(on)</sub>			8	16		
Rise Time	t <sub>r</sub>	$V_{DD}$ = 15 V, $R_L$ = 1.4 $\Omega$		10	20		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D \cong 11 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$		16	24		
Fall Time	t <sub>f</sub>			8	15		
<b>Drain-Source Body Diode Characterist</b>	ics						
Continuous Source-Drain Diode Current	I <sub>S</sub>	T <sub>C</sub> = 25 °C			25	A	
Pulse Diode Forward Current <sup>a</sup>	I <sub>SM</sub>				50		
Body Diode Voltage	$V_{SD}$	I <sub>S</sub> = 2.6 A		0.8	1.2	V	
Body Diode Reverse Recovery Time	t <sub>rr</sub>			15	30	ns	
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>	I <sub>F</sub> = 11 A, dl/dt = 100 A/μs, T <sub>J</sub> = 25 °C		6	12	nC	
Reverse Recovery Fall Time	e Recovery Fall Time t <sub>a</sub>			8		ne	
Reverse Recovery Rise Time	t <sub>b</sub>			7		ns	
				1			

- a. Pulse test; pulse width  $\leq$  300  $\mu s,$  duty cycle  $\leq$  2 %.
- b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

www.DataSheet4U.com




3.0




## Vishay Siliconix

## TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




 $V_{\text{DS}}$  - Drain-to-Source Voltage (V)

#### **Output Characteristics**



On-Resistance vs. Drain Current and Gate Voltage



 $T_{C} = -55 \,^{\circ}C$ The sum of the sum of

1.0


0.0

0.5

V<sub>GS</sub> - Gate-to-Source Voltage (V)


1.5

#### **Transfer Characteristics**



V<sub>DS</sub> - Drain-to-Source Voltage (V)


### Capacitance




On-Resistance vs. Junction Temperature

# www.DataSheet4U.com


## TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted









On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage



Single Pulse Power, Junction-to-Ambient




www.DataSheet4U.com

\*  $V_{GS}$  > minimum  $V_{GS}$  at which  $R_{DS(on)}$  is specified


Safe Operating Area, Junction-to-Ambient




## TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted









Power Derating, Junction-to-Case


Power Derating, Junction-to-Ambient

www.DataSheet4U.com


<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit

## www.DataSheet4U.com **VISHAY**

## TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



## Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

www.DataSheet4U.com
Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon
Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and
reliability data, see <a href="http://www.vishay.com/ppg?68897">http://www.vishay.com/ppg?68897</a>.



Vishay

## **Disclaimer**

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

www.DataSheet4U.com

Document Number: 91000
Revision: 18-Jul-08
www.vishay.com