

2M x 8 SRAM MODULE

SYS82000FKX- 55/70/85/10/12

11403 West Bernado Court, Suite 100, San Diego, CA 92127. Tel No: (619) 674 2233, Fax No: (619) 674 2230

Issue 2.4 : January 1999

Description


The SYS82000FKX is a plastic 16Mbit Static RAM Module housed in a JEDEC standard 36 pin Dual In-Line package organised as 2Mx8.

The module utilises 512Kx8 SRAM's housed in TSOPII packages, and uses double sided surface mount techniques, buried decoder and dual board construction to achieve a very high density module, emulating the 16Mbit monolithic pinout.

Access times of 55 to 120 ns are available. The \overline{OE} pin allows faster access times than address access during a read cycle.

Features

- Access Times of 55/70/85/100/120 ns.
- 36 Pin JEDEC standard Dual-In-Line package.
- 5 Volt Supply ± 10%.
- · Center Power and Ground Pinout.
- Low Power Dissipation:
 Average (min cycle) 600mW (max).
 Standby (-L Version CMOS) 1.54mW (max).
- Low Voltage V_{CC} Data Retention.
- · Equal Access and Cycle Times.
- Directly TTL Compatible.
- On-board Supply Decoupling Capacitors.



Pin Functions

Address Inputs

Data Input/Output

Chip Select

Write Enable

Output Enable

Power (+5V)

Ground

A0 - A20

D0 - D7

CS


WE

OE

OE

OG

GND



Package Details

Plastic 36 Pin 0.6" Dual-In-Line low profile Package.(DIP)

DC OPERATING CONDITIONS

| Absolute Maximum Ratings (1) | | | | | | |
|--|---------------------------|------|-----|-----|------|--|
| Parameter | Symbol | Min | Тур | Мах | Unit | |
| Voltage on any pin relative to V _{ss} | $V_{\top}^{(2)}$ | -0.3 | - | 7.0 | V | |
| Power Dissipation | P_{\scriptscriptstyleT} | - | 1.0 | - | W | |
| Storage Temperature | T_{sTG} | -55 | - | 125 | °C | |

Notes: (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2) V_T can be -3.0V pulse of less than 30ns.

| Recommended Operat | ing Conditions |) | | | | | |
|-----------------------|----------------|-----------------|------|-----|---------|------|--|
| Parameter | | Symbol | Min | Тур | Max | Unit | |
| Supply Voltage | | V _{cc} | 4.5 | 5.0 | 5.5 | V | |
| Input High Voltage | | V _{IH} | 2.2 | - | Vcc+0.3 | V | |
| Input Low Voltage | | V _{IL} | -0.3 | - | 8.0 | V | |
| Operating Temperature | (Commercial) | T_A | 0 | - | 70 | °C | |
| | (Industrial) | T | -40 | - | 85 | °C | |

| DC Electrical Characteristics | (V _{GG} = | 5V±10%) TA 0 to 70 °C | | | | |
|-------------------------------------|----------------------------|--|-----|-----|-----|------|
| Parameter | Symbol | Test Condition | Min | Тур | max | Unit |
| I/P Leakage Current Address, OE, WE | I | $0V \le V_{IN} \le V_{CC}$ | -5 | - | 5 | μΑ |
| Output Leakage Current | I_{LO} | $\overline{\text{CS}} = V_{\text{IH}}, V_{\text{I/O}} = \text{GND to } V_{\text{CC}}, \overline{\text{OE}} = V_{\text{IH}}$ | -5 | - | 5 | μΑ |
| Operating Supply Current | I_{CC1} | Min. Cycle, $\overline{CS} = V_{IL}, V_{IL} \leq V_{IN} \leq V_{IH}$ | - | - | 109 | mΑ |
| Standby Supply Current TTLlevels | l _{SB1} | $\overline{CS} = V_{IH}$ | - | - | 12 | mΑ |
| CMOS levels | I_{SB2} | $\overline{\text{CS}} \ge \text{V}_{\text{CC}}\text{-}0.2\text{V}, \ 0.2 \le \text{V}_{\text{IN}} \le \text{V}_{\text{CC}}\text{-}0.2\text{V}$ | - | - | 480 | mA |
| -L Version (CMOS) | l _{SB3} | $\overline{\text{CS}} \ge \text{V}_{\text{CC}}\text{-}0.2\text{V}, \ 0.2 \le \text{V}_{\text{IN}} \le \text{V}_{\text{CC}}\text{-}0.2\text{V}$ | - | - | 280 | mΑ |
| Output Voltage | V_{\scriptscriptstyleOL} | $I_{OL} = 8.0 \text{mA}$ | - | - | 0.4 | ٧ |
| | V_{OH} | $I_{OH} = -4.0 \text{mA}$ | 2.4 | - | - | V |

Typical values are at V_{cc} =5.0V, T_A =25°C and specified loading.

| Capacitance (V _{cc} =5V±10%,T _A =25°C) | | Note: Capacitan | ce calculated | d, not measured | |
|--|------------------|-----------------|---------------|-----------------|--|
| Parameter | Symbol | Test Condition | max | Unit | |
| Input Capacitance (Address, OE, WE) | C _{IN1} | $V_{IN} = 0V$ | 38 | pF | |
| I/P Capacitance (other) | $C_{_{\rm IN2}}$ | $V_{IN} = 0V$ | 10 | pF | |
| I/O Capacitance | $C_{I/O}$ | $V_{VO} = 0V$ | 32 | pF | |

AC Test Conditions

Output Load


* Input pulse levels: 0V to 3.0V

* Input rise and fall times: 5ns

* Input and Output timing reference levels: 1.5V

* Output load: see diagram

* V_{cc}=5V±10%



Operation Truth Table

| <u>cs</u> | ŌĒ | WE | DATA PINS | SUPPLY CURRENT | MODE |
|-----------|----|----|----------------|--|---------|
| Н | X | Х | High Impedance | I _{SB1} , I _{SB2} , I _{SB3} | Standby |
| L | L | Н | Data Out | I _{CC1} | Read |
| L | Н | L | Data In | I _{CC1} | Write |
| L | L | L | Data In | I _{CC1} | Write |
| L | Н | Н | High-Impedance | I _{SB1} , I _{SB2} , I _{SB3} | High-Z |

Notes : $H = V_{|H}$: $L = V_{|L}$: $X = V_{|H}$ or $V_{|L}$

| Low V _{cc} Data Retention Characteristics - L Version Only | | | | | | | | | | |
|---|---------------------|--|-----|---------------------------|-----|------|--|--|--|--|
| Parameter | Symbol | Test Condition | min | <i>typ</i> ⁽¹⁾ | max | Unit | | | | |
| V _{cc} for Data Retention | V _{DR} | $\overline{\text{CS}} \ge \text{V}_{\text{cc}}\text{-}0.2\text{V}$ | 2.0 | - | - | V | | | | |
| Data Retention Current | I _{CCDR1} | $2.0 \le Vcc \le 5.5V, \overline{CS} \ge Vcc-0.2$ | - | - | 280 | mA | | | | |
| Chip Deselect to Data Retention Time | t _{cdr} | See Retention Waveform | 0 | - | - | ns | | | | |
| Operation Recovery Time | $t_{_{\mathrm{B}}}$ | See Retention Waveform | 5 | - | - | ms | | | | |

Notes (1) Typical figures are measured at 25°C.

(2) This parameter is guaranteed not tested.


AC OPERATING CONDITIONS

| Read Cycle | | | | | | | | | | | | |
|------------------------------------|------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|------|
| | | -55 | | -70 | | -85 | | -10 | | -12 | | |
| Parameter | Symbol | min | max | Unit |
| Read Cycle Time | t _{RC} | 55 | - | 70 | - | 85 | - | 100 | - | 120 | - | ns |
| Address Access Time | t _{AA} | - | 55 | - | 70 | - | 85 | - | 100 | - | 120 | ns |
| Chip Select Access Time | t _{ACS} | - | 55 | - | 70 | - | 85 | - | 100 | - | 120 | ns |
| Output Enable to Output Valid | t _{oe} | = | 30 | - | 40 | - | 45 | - | 50 | - | 55 | ns |
| Output Hold from Address Change | t_{OH} | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| Chip Selection to Output in Low Z | t _{cLZ} | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | ns |
| Output Enable to Output in Low Z | t_{oLZ} | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| Chip Deselection to O/P in High Z | t _{cHZ} | 0 | 20 | 0 | 25 | 0 | 30 | 0 | 35 | 0 | 40 | ns |
| Output Disable to Output in High Z | t_{OHZ} | 0 | 20 | 0 | 25 | 0 | 30 | 0 | 35 | 0 | 40 | ns |

| Write Cycle | | | | | | | | | | | | |
|---------------------------------|----------------------------|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|------|
| | | -55 | | -70 | | -85 | | -10 | | -12 | | |
| Parameter | Symbol | min | max | Unit |
| Write Cycle Time | t _{wc} | 55 | - | 70 | - | 85 | - | 100 | - | 120 | - | ns |
| Chip Selection to End of Write | t_{cw} | 50 | - | 60 | - | 70 | - | 80 | - | 100 | - | ns |
| Address Valid to End of Write | t _{aw} | 50 | - | 60 | - | 70 | - | 85 | - | 100 | - | ns |
| Address Setup Time | t _{AS} | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| Write Pulse Width | t_{w_P} | 40 | - | 50 | - | 60 | - | 70 | - | 80 | - | ns |
| Write Recovery Time | t_{wr} | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |
| Write to Output in High Z | t_{wHz} | 0 | 20 | 0 | 25 | 0 | 30 | 0 | 35 | 0 | 40 | ns |
| Data to Write Time Overlap | t_{\scriptscriptstyleDW} | 25 | - | 30 | - | 35 | - | 40 | - | 45 | - | ns |
| Data Hold from Write Time | t_{\scriptscriptstyleDH} | 0 | - | 0 | - | 0 | - | 0 | - | 0 | - | ns |
| Output active from End of Write | t_{ow} | 5 | - | 5 | - | 5 | - | 5 | - | 5 | - | ns |

^{*} Note: 55ns is not available over industrial temperature grade


Read Cycle Timing Waveform (1,2)




AC Read Characteristics Notes

- (1) WE is High for Read Cycle.
- (2) All read cycle timing is referenced from the last valid address to the first transition address.
- (3) t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels.
- (4) At any given temperature and voltage condition, t_{CHZ} (max) is less than t_{CLZ} (min) both for a given module and from module to module.
- (5) These parameters are sampled and not 100% tested.

Write Cycle No.1 Timing Waveform(14)




Write Cycle No.2 Timing Waveform (1,5)



AC Write Characteristics Notes


- (1) All write cycle timing is referenced from the last valid address to the first transition address.
- (2) All writes occur during the overlap of \overline{CS} and \overline{WE} low.
- (3) If \overline{OE} , \overline{CS} , and \overline{WE} are in the Read mode during this period, the I/O pins are low impedance state. Inputs of opposite phase to the output must not be applied because bus contention can occur.
- (4) Dout is the Read data of the new address.
- (5) \overline{OE} is continuously low.
- (6) Address is valid prior to or coincident with \overline{CS} and \overline{WE} low, too avoid inadvertant writes.
- (7) CS or WE must be high during address transitions.
- (8) When $\overline{\text{CS}}$ is low: I/O pins are in the output state. Input signals of opposite phase leading to the output should not be applied.
- (9) Defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

Data Retention Waveform




Package Information Dimensions in mm

Plastic 36 Pin 0.6" Dual-in-Line Low profile (DIP)



Ordering Information



Note:

Although this data is believed to be accurate, the information contained herein is not intended to and does not create any warranty of merchantibility or fitness for a particular purpose.

Our products are subject to a constant process of development. Data may be changed at any time without notice. Products are not authorised for use as critical components in life support devices without the express written approval of a company director.