



## PROGRAMMABLE FLEXPC CLOCK FOR P4 PROCESSOR

**IDTCV110J**

### FEATURES:

- One high precision PLL for CPU, SSC, and N programming
- One high precision PLL for SRC/PCI/SATA, SSC, and N programming
- One high precision PLL for 96MHz/48MHz
- Band-gap circuit for differential outputs
- Support spread spectrum modulation, down spread 0.5%
- Support SMBus block read/write, index read/write
- Selectable output strength for REF
- Allows for CPU frequency to change to a higher frequency for maximum system computing power
- Available in SSOP package

### OUTPUTS:

- 2\*0.7V current -mode differential CPU CLK pair
- 6\*0.7V current -mode differential SRC CLK pair, one dedicated for SATA
- One CPU\_ITP/SRC selectable CLK pair
- 9\*PCI, 3 free running, 33.3MHz
- 1\*96MHz, 1\*48MHz
- 1\*REF

### DESCRIPTION:


IDTCV110J is a 56 pin clock device. The CPU output buffer is designed to support up to 400MHz processor. This chip has three PLLs inside for CPU/SRC/PCI, SATA, and 48MHz/DOT96 IO clocks. One dedicated PLL for Serial ATA clock provides high accuracy frequency. This device also implements Band-gap referenced IREF to reduce the impact of V<sub>DD</sub> variation on differential outputs, which can provide more robust system performance.

Static PLL frequency divide error can be as low as 36 ppm, worse case 114 ppm, providing high accuracy output clock. Each CPU/SRC/PCI, SATA clock has its own Spread Spectrum selection, which allows for isolated changes instead of affecting other clock groups.

### KEY SPECIFICATION:

- CPU/SRC CLK cycle to cycle jitter < 85ps
- SATA CLK cycle to cycle jitter < 85ps
- PCI CLK cycle to cycle jitter < 250ps
- Static PLL frequency divide error < 114 ppm
- Static PLL frequency divide error for 48MHz < 5 ppm


### FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

**COMMERCIAL TEMPERATURE RANGE**
**MAY 2004**

## PIN CONFIGURATION



SSOP  
TOP VIEW

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Min	Max	Unit
V <sub>DDA</sub>	3.3V Core Supply Voltage		4.6	V
V <sub>DDIN</sub>	3.3V Logic Input Supply Voltage	GND - 0.5	4.6	V
T <sub>STG</sub>	Storage Temperature	-65	+150	°C
T <sub>AMBIENT</sub>	Ambient Operating Temperature	0	+70	°C
T <sub>CASE</sub>	Case Temperature		+115	°C
ESD Prot	Input ESD Protection Human Body Model	2000		V

### NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## FREQUENCY SELECTION TABLE

FSC, B, A	CPU	SRC[7:1]	PCI	USB	DOT	REF
101	100	100	33.3	48	96	14.318
001	133	100	33.3	48	96	14.318
011	166	100	33.3	48	96	14.318
010	200	100	33.3	48	96	14.318
000	266	100	33.3	48	96	14.318
100	333	100	33.3	48	96	14.318
110	400	100	33.3	48	96	14.318
111	Reserve	100	33.3	48	96	14.318

**PIN DESCRIPTION**

Pin Number	Name	Type	Description
1	V <sub>DD_PCI</sub>	PWR	3.3V
2	V <sub>SS_PCI</sub>	GND	GND
3	PCI3	OUT	PCI clock
4	PCI4	OUT	PCI clock
5	PCI5	OUT	PCI clock
6	V <sub>SS_PCI</sub>	GND	GND
7	V <sub>DD_PCI</sub>	PWR	3.3V
8	PCIF0/ITP_EN	I/O	PCI clock, free running. CPU2 select (sampled on V <sub>TT_PWRGD#</sub> assertion) HIGH = CPU2.
9	PCIF1	OUT	PCI clock, free running
10	PCIF2	OUT	PCI clock, free running
11	V <sub>DD48</sub>	PWR	3.3V
12	USB48	OUT	48MHz clock
13	V <sub>SS48</sub>	GND	GND
14	DOT96	OUT	96MHz 0.7 current mode differential clock output
15	DOT96#	OUT	96MHz 0.7 current mode differential clock output
16	FSB/TEST_MODE	IN	CPU frequency selection. Selects R <sub>EF/N</sub> or Hi-Z when in test mode, Hi-Z = 1, R <sub>EF/N</sub> = 0.
17	V <sub>TT_PWRGD#</sub> /PD	IN	Level-sensitive strobe used to latch the FSA, FSB, FSC/TEST_SEL, and PCIF0/ITP_EN inputs. After V <sub>TT_PWRGD#</sub> assertion, becomes a real-time input for asserting power down. (Active HIGH)
18	FSA	IN	CPU frequency selection
19	SRC1	OUT	Differential serial reference clock
20	SRC1#	OUT	Differential serial reference clock
21	V <sub>DD_SRC</sub>	PWR	3.3V
22	SRC2	OUT	Differential serial reference clock
23	SRC2#	OUT	Differential serial reference clock
24	SRC3	OUT	Differential serial reference clock
25	SRC3#	OUT	Differential serial reference clock
26	SRC4	OUT	Differential serial reference clock
27	SRC4#	OUT	Differential serial reference clock
28	V <sub>DD_SRC</sub>	PWR	3.3V
29	V <sub>SS_SRC</sub>	GND	GND
30	SRC5#	OUT	Differential serial reference clock
31	SRC5	OUT	Differential serial reference clock
32	SRC6#	OUT	Differential serial reference clock
33	SRC6	OUT	Differential serial reference clock
34	V <sub>DD_SRC</sub>	PWR	3.3V
35	CPU2_ITP#/SRC7#	OUT	Selectable CPU or SRC differential clock output. ITP_EN = 0 at V <sub>TT_PWRGD#</sub> assertion = SRC7#.
36	CPU2_ITP/SRC7	OUT	Selectable CPU or SRC differential clock output. ITP_EN = 0 at V <sub>TT_PWRGD#</sub> assertion = SRC7.
37	V <sub>DDA</sub>	PWR	3.3V
38	V <sub>SSA</sub>	GND	GND
39	I <sub>REF</sub>	OUT	Reference current for differential output buffer
40	CPU1#	OUT	Host 0.7 current mode differential clock output
41	CPU1	OUT	Host 0.7 current mode differential clock output
42	V <sub>DD_CPU</sub>	PWR	3.3V

## PIN DESCRIPTION (CONT.)

Pin Number	Name	Type	Description
43	CPU0#	OUT	Host 0.7 current mode differential clock output
44	CPU0	OUT	Host 0.7 current mode differential clock output
45	V <sub>SS</sub> _CPU	GND	GND
46	SCL	IN	SM Bus clock
47	SDA	I/O	SM Bus data
48	V <sub>DD</sub> _REF	PWR	3.3V
49	XTAL_OUT	OUT	XTAL output
50	XTAL_IN	IN	XTAL input
51	V <sub>SS</sub> _REF	GND	GND
52	REF	OUT	14.318 MHz reference clock output
53	FSC/TEST_SEL	IN	CPU frequency selection. Selects test mode if pulled to above 2V when V <sub>TT</sub> _PWRGD# is asserted LOW.
54	PCI0	OUT	PCI clock
55	PCI1	OUT	PCI clock
56	PCI2	OUT	PCI clock

## INDEX BLOCK WRITE PROTOCOL

Bit	# of bits	From	Description
1	1	Master	Start
2-9	8	Master	D2h
10	1	Slave	Ack (Acknowledge)
11-18	8	Master	Register offset byte (starting byte)
19	1	Slave	Ack (Acknowledge)
20-27	8	Master	Byte count, N (0 is not valid)
28	1	Slave	Ack (Acknowledge)
29-36	8	Master	first data byte (Offset data byte)
37	1	Slave	Ack (Acknowledge)
38-45	8	Master	2nd data byte
46	1	Slave	Ack (Acknowledge)
			:
		Master	Nth data byte
		Slave	Acknowledge
		Master	Stop

## INDEX BLOCK READ PROTOCOL

Master can stop reading any time by issuing the stop bit without waiting until Nth byte (byte count bit 30-37).

Bit	# of bits	From	Description
1	1	Master	Start
2-9	8	Master	D2h
10	1	Slave	Ack (Acknowledge)
11-18	8	Master	Register offset byte (starting byte)
19	1	Slave	Ack (Acknowledge)
20	1	Master	Repeated Start
21-28	8	Master	D3h
29	1	Slave	Ack (Acknowledge)
30-37	8	Slave	Byte count, N (block read back of N bytes), power on is 8
38	1	Master	Ack (Acknowledge)
39-46	8	Slave	first data byte (Offset data byte)
47	1	Master	Ack (Acknowledge)
48-55	8	Slave	2nd data byte
			Ack (Acknowledge)
			:
		Master	Ack (Acknowledge)
		Slave	Nth data byte
			Not acknowledge
		Master	Stop

## INDEX BYTE WRITE

Setting bit[11:18] = starting address, bit[20:27] = 01h.

## INDEX BYTE READ

Setting bit[11:18] = starting address. After reading back the first data byte, master issues Stop bit.

## CONTROL REGISTERS

### N PROGRAMMING PROCEDURE

- Use Index byte write.
- For N programming, the user only needs to access Byte17, Byte 25, and Byte8.
  1. Write Byte17 for CPU PLL N, CPU  $f = N * \text{Resolution}$ , see resolution table below Byte17.
  2. Write Byte25 for SRC PLL N, SRC  $f = N * 0.666667$ , PCI = SRC  $f / 3$ , SATA  $f = \text{SRC } f$ .
  3. Enable N Programming bit, Byte8 bit1. Once this bit is enabled, any N value will be changed on the fly.
- Center spread only works when the N Programming bit is enabled. Down spread is OK even N Programming bit is disabled
- It is OK to change N value to any value on the bench test board. In the system, IDT recommends the stepping change. It is unknown how much the system can sustain for each stepping change; the estimate is about 5. If the N changes too much in one step, the system will likely hang.
- Note that SATA is with SRC PLL. This SATA Hard Drive might not operate during SRC N programming.

Most of the Bytes, from Byte8-Byte31, are used to adjust output waveforms and SSC modulation profiles. The power on setting will be changed according to each power on frequency selection. To avoid mistakes, don't write on those byte (be careful about Block Write). It is suggested to use the Index Byte write to access bytes.

### SSC MAGNITUDE CONTROL, SMC

SMC[2:0]	
000	-0.25
001	-0.5
010	-0.75
011	-1
100	$\pm 0.125$
101	$\pm 0.25$
110	$\pm 0.375$
111	$\pm 0.5$

### FREQUENCY SELECTION TABLE

FS_C, B, A	CPU
101	100
001	133
011	166
010	200
000	266
100	333
110	400
111	RESERVE

### RESOLUTION

CPU (MHz)	Resolution	N =
100	0.666667	150
133	0.666667	200
166	1.333333	125
200	1.333333	150
266	1.333333	200
333	2.666667	125
400	2.666667	150

**BYTE 0**

Bit	Output(s) Affected	Description/Function	0	1	Type	Power On
0	Reserved					
1	SRC1, SRC1#	Output Enable	Tristate	Enable	RW	1
2	SRC2, SRC2#	Output Enable	Tristate	Enable	RW	1
3	SRC3, SRC3#	Output Enable	Tristate	Enable	RW	1
4	SRC4, SRC4#	Output Enable	Tristate	Enable	RW	1
5	SRC5, SRC5#	Output Enable	Tristate	Enable	RW	1
6	SRC6, SRC6#	Output Enable	Tristate	Enable	RW	1
7	CPU2, CPU2#/ SRC7, SRC7#	Output Enable	Tristate	Enable	RW	1

**BYTE 1**

Bit	Output(s) Affected	Description/Function	0	1	Type	Power On
0	CPU[2:0], SRC[7:1], PCI[5:0], PCIF[2:0]	Spread Spectrum mode enable	Spread off	Spread on	RW	0
1	CPU0, CPU0#	Output Enable	Tristate	Enable	RW	1
2	CPU1, CPU1#	Output Enable	Tristate	Enable	RW	1
3	Reserve					0
4	REF	Output Enable	Tristate	Enable	RW	1
5	USB48	Output Enable	Tristate	Enable	RW	1
6	DOT96	Output Enable	Tristate	Enable	RW	1
7	PCIF0	Output Enable	Tristate	Enable	RW	1

**BYTE 2**

Bit	Output(s) Affected	Description/Function	0	1	Type	Power On
0	PCIF1	Output Enable	Tristate	Enable	RW	1
1	PCIF2	Output Enable	Tristate	Enable	RW	1
2	PCI0	Output Enable	Tristate	Enable	RW	1
3	PCI1	Output Enable	Tristate	Enable	RW	1
4	PCI2	Output Enable	Tristate	Enable	RW	1
5	PCI3	Output Enable	Tristate	Enable	RW	1
6	PCI4	Output Enable	Tristate	Enable	RW	1
7	PCI5	Output Enable	Tristate	Enable	RW	1

**BYTE 3**

Bit	Output(s) Affected	Description / Function	0	1	Type	Power On
0	Reserved					
1	SRC1	Allow controlled by software PCI_STOP, byte 6, bit 3, assertion	Freerunning, not affected by PCI_STOP	Stopped with PCI_STOP	RW	0
2	SRC2				RW	0
3	SRC3				RW	0
4	SRC4				RW	0
5	SRC5				RW	0
6	SRC6				RW	0
7	SRC7				RW	0

## BYTE 4

Bit	Output(s) Affected	Description / Function	0	1	Type	Power On
0	Reserved				RW	1
1	Reserved				RW	1
2	Reserved				RW	1
3	PCIF0	Allow controlled by software PCI_STOP, byte 6, bit 3, assertion	Not stopped by PCI_STOP	Stopped with PCI_STOP	RW	0
4	PCIF1				RW	0
5	PCIF2				RW	0
6	DOT96	DOT96 power down drive mode	Driven in power down	Tristate	RW	0
7	Reserved					0

## BYTE 5

Bit	Output(s) Affected	Description / Function	0	1	Type	Power On
0	CPU0, CPU0#	CPU0 PWRDWN drive mode	Driven in power down	Tristate in power down	RW	0
1	CPU1, CPU1#	CPU1 PWRDWN drive mode	Driven in power down	Tristate in power down	RW	0
2	CPU2, CPU2#	CPU2 PWRDWN drive mode	Driven in power down	Tristate in power down	RW	0
3	SRC[7:1], SRC[7:1]#	SRC PWRDWN drive mode	Driven in power down	Tristate in power down	RW	0
4	Reserved					0
5	Reserved					0
6	Reserved					0
7	SRC[7:1], SRC[7:1]#	SRC PCI_STOP drive mode	Driven in PCI_STOP	Tristate when stopped	RW	0

DataSheet4U.com

## BYTE 6

Bit	Output(s) Affected	Description / Function	0	1	Type	Power On
0	CPU[2:0]	FSA latched value on power up			R	
1	CPU[2:0]	FSB latched value on power up			R	
2	CPU[2:0]	FSC latched value on power up			R	
3	PCI, SRC	Software PCI_STOP control for PCI and SRC CLK	Stop all PCI, PCIF, and SRC which can be stopped by PCI_STOP#	Software STOP Disabled	RW	1
4	REF	REF drive strength	1x drive	2x drive		1
5	Reserved					0
6		Test clock mode entry control	Normal operation	Test mode, controlled by Byte 6, Bit 7	RW	0
7	CPU, SRC, PCI PCIF, REF, USB48, DOT96	Only valid when Byte 6, Bit 7 is HIGH	Hi-Z	REF/N		0

## BYTE 7

Bit	Output(s) Affected	Description / Function	0	1	Type	Power On
0		Vendor ID			R	1
1		Vendor ID			R	0
2		Vendor ID			R	1
3		Vendor ID			R	0
4		Revision ID			R	0
5		Revision ID			R	0
6		Revision ID			R	0
7		Revision ID			R	0

## BYTE 8

Bit	Output(s) Affected	Description / Function	0	1	Type	Power On
0	One cycle read		Disable	Enable	RW	0
1		N Programming enable	Disable	Enable	RW	0
2	Reserved				RW	0
3	USB48	USB 48 Strength control	1x	2x	RW	0
4		USB PLL power down	Normal	Power down	RW	0
5		SRC PLL power down	Normal	Power down	RW	0
6		CPU PLL power down	Normal	Power down	RW	0
7	SRC, PLL2, SSC enable	Only valid when Byte1 bit0 is 1	Disable	Enable	RW	1

DataSheet4U.com

## BYTE 9

Bit	Output(s) Affected	Description / Function	0	1	Type	Power On
0	SRC SMC0	SRC/PCI SSC control see SMC table			RW	1
1	SRC SMC1				RW	0
2	SRC SMC2				RW	0
3	Reserved				RW	0
4	CPU SMC0	CPU PLL SSC control see SMC table			RW	1
5	CPU SMC1				RW	0
6	CPU SMC2				RW	0
7		Must be 0	Must be 0		RW	0 (Must be 0)

## BYTE 17

Bit	Output(s) Affected	Description / Function	0	1	Type	Power On
0	CPU_N0, LSB	CPU CLK = N* Resolution			RW	
1	CPU_N1	see Resolution table			RW	
2	CPU_N2				RW	
3	CPU_N3				RW	
4	CPU_N4				RW	
5	CPU_N5				RW	
6	CPU_N6				RW	
7	CPU_N7, MSB				RW	



BYTES 10-16: OUTPUT WAVEFORM ADJUSTMENT. DON'T WRITE OVER.

BYTES 18-24: OUTPUT WAVEFORM ADJUSTMENT. DON'T WRITE OVER.

### BYTE 25

Bit	Output(s) Affected	Description / Function	0	1	Type	Power On
0	SRC_N0, LSB	SRC f = N*SRC Resolution			RW	
1	SRC_N1	Resolution = 0.666667			RW	
2	SRC_N2	100MHz N= 150			RW	
3	SRC_N3				RW	
4	SRC_N4				RW	
5	SRC_N5				RW	
6	SRC_N6				RW	
7	SRC_N7, MSB				RW	

BYTES 26-31: OUTPUT WAVEFORM ADJUSTMENT. DON'T WRITE OVER.

## ELECTRICAL CHARACTERISTICS - INPUT / SUPPLY / COMMON OUTPUT PARAMETERS

Following Conditions Apply Unless Otherwise Specified:

Operating Condition:  $T_A = 0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ , Supply Voltage:  $V_{DD} = 3.3\text{V} \pm 5\%$

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{IH}$	Input HIGH Voltage	$3.3\text{V} \pm 5\%$	2	—	$V_{DD} + 0.3$	V
$V_{IL}$	Input LOW Voltage	$3.3\text{V} \pm 5\%$	$V_{SS} - 0.3$	—	0.8	V
$V_{IH\_FS}$	LOW Voltage, HIGH Threshold	For FSA.B.C test_mode	0.7	—	$V_{DD} + 0.3$	V
$V_{IL\_FS}$	LOW Voltage, LOW Threshold	For FSA.B.C test_mode	$V_{SS} - 0.3$	—	0.35	V
$I_{IL}$	Input Leakage Current	$0 < V_{IN} < V_{DD}$ , no internal pull-up or pull-down	-5	—	+5	mA
$I_{DD3.3OP}$	Operating Supply Current	Full active, $C_L = \text{full load}$	—	—	400	mA
$I_{DD3.3PD}$	Powerdown Current	All differential pairs driven	—	—	70	mA
		All differential pairs tri-stated	—	—	12	
$F_I$	Input Frequency <sup>(1)</sup>	$V_{DD} = 3.3\text{V}$	—	14.31818	—	MHz
$L_{PIN}$	Pin Inductance <sup>(2)</sup>		—	—	7	nH
$C_{IN}$	Input Capacitance <sup>(2)</sup>	Logic inputs	—	—	5	pF
$C_{OUT}$		Output pin capacitance	—	—	6	
$C_{INX}$		X1 and X2 pins	—	—	5	
$T_{STAB}$	Clock Stabilization <sup>(2,3)</sup>	From $V_{DD}$ power-up or de-assertion of PD to first clock	—	—	1.8	ms
	Modulation Frequency <sup>(2)</sup>	Triangular modulation	30	—	33	KHz
	$T_{DRIVE\_PD}$ <sup>(2)</sup>	CPU output enable after PD de-assertion	—	—	300	us
	$T_{FALL\_PD}$ <sup>(2)</sup>	Fall time of PD	—	—	5	ns
	$T_{RISE\_PD}$ <sup>(3)</sup>	Rise time of PD	—	—	5	ns

### NOTES:

- Input frequency should be measured at the REF output pin and tuned to ideal 14.31818MHz to meet ppm frequency accuracy on PLL outputs.
- This parameter is guaranteed by design, but not 100% production tested.
- See TIMING DIAGRAMS for timing requirements.

ELECTRICAL CHARACTERISTICS - CPU, SRC, AND DOT96 0.7 CURRENT MODE DIFFERENTIAL PAIR<sup>(1)</sup>

Following Conditions Apply Unless Otherwise Specified:

Operating Condition:  $T_A = 0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ , Supply Voltage:  $V_{DD} = 3.3\text{V} \pm 5\%$ ;  $C_L = 2\text{pF}$ 

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
Z <sub>O</sub>	Current Source Output Impedance <sup>(2)</sup>	$V_O = V_x$	3000	—	—	$\Omega$
V <sub>OH3</sub>	Output HIGH Voltage	$I_{OH} = -1\text{mA}$	2.4	—	—	V
V <sub>OL3</sub>	Output LOW Voltage	$I_{OL} = 1\text{mA}$	—	—	0.4	V
V <sub>HIGH</sub>	Voltage HIGH <sup>(2)</sup>	Statistical measurement on single-ended signal using oscilloscope math function	660	—	850	mV
V <sub>LOW</sub>	Voltage LOW <sup>(2)</sup>		-150	—	150	
V <sub>OVS</sub>	Max Voltage <sup>(2)</sup>	Measurement on single-ended signal using absolute value	—	—	1150	mV
V <sub>UDS</sub>	Min Voltage <sup>(2)</sup>		-300	—	—	
V <sub>CROSS(ABS)</sub>	Crossing Voltage (abs) <sup>(2)</sup>		250	—	550	mV
d - V <sub>CROSS</sub>	Crossing Voltage (var) <sup>(2)</sup>	Variation of crossing over all edges	—	—	140	mV
ppm	Long Accuracy <sup>(2,3)</sup>	See T <sub>PERIOD</sub> Min. - Max. values	-300	—	300	ppm
T <sub>PERIOD</sub>	Average Period <sup>(3)</sup>	400MHz nominal/spread	2.4993	—	2.5008	ns
		333.33MHz nominal/spread	2.9991	—	3.0009	
		266.66MHz nominal/spread	3.7489	—	3.7511	
		200MHz nominal/spread	4.9985	—	5.0015	
		166.66MHz nominal/spread	5.9982	—	6.0018	
		133.33MHz nominal/spread	7.4978	—	7.5023	
		100MHz nominal/spread	9.997	—	10.003	
		96MHz nominal	10.4135	—	10.4198	
T <sub>ABSMIN</sub>	Absolute Min Period <sup>(2,3)</sup>	400MHz nominal/spread	2.4143	—	—	ns
		333.33MHz nominal/spread	2.9141	—	—	
		266.66MHz nominal/spread	3.6639	—	—	
		200MHz nominal/spread	4.9135	—	—	
		166.66MHz nominal/spread	5.9132	—	—	
		133.33MHz nominal/spread	7.4128	—	—	
		100MHz nominal/spread	9.912	—	—	
		96MHz nominal	10.1635	—	—	
t <sub>r</sub>	Rise Time <sup>(2)</sup>	$V_{OL} = 0.175\text{V}$ , $V_{OH} = 0.525\text{V}$	175	—	700	ps
t <sub>f</sub>	Fall Time <sup>(2)</sup>	$V_{OL} = 0.175\text{V}$ , $V_{OH} = 0.525\text{V}$	175	—	700	ps
d-t <sub>r</sub>	Rise Time Variation <sup>(2)</sup>		—	—	125	ps
d-t <sub>f</sub>	Fall Time Variation <sup>(2)</sup>		—	—	125	ps
dt <sub>3</sub>	Duty Cycle <sup>(2)</sup>	Measurement from differential waveform	45	—	55	%
t <sub>sk3</sub>	Skew <sup>(2)</sup>	$V_T = 50\%$	—	—	100	ps
t <sub>cyc-cyc</sub>	Jitter, Cycle to Cycle <sup>(2)</sup>	Measurement from differential waveform	—	—	85	ps

## NOTES:

- SRC clock outputs run only at 100MHz or 200MHz. Specs for 133.33 and 166.66 do not apply to SRC clock pair.
- This parameter is guaranteed by design, but not 100% production tested.
- All long term accuracy and clock period specifications are guaranteed with the assumption that the REF output is at 14.31818MHz.

**ELECTRICAL CHARACTERISTICS - PCICK / PCICK\_F**

Following Conditions Apply Unless Otherwise Specified:

 Operating Condition:  $T_A = 0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ , Supply Voltage:  $V_{DD} = 3.3\text{V} \pm 5\%$ ;  $C_L = 10 - 30\text{pF}$ 

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
ppm	Long Accuracy <sup>(1,2)</sup>	See Tperiod Min. - Max. values	—	—	300	ppm
TPERIOD	Clock Period <sup>(2)</sup>	33.33MHz output nominal	29.991	—	30.009	ns
		33.33MHz output spread	29.991	—	30.1598	
VOH	Output HIGH Voltage	IOH = -1mA	2.4	—	—	V
VOL	Output LOW Voltage	IOL = 1mA	—	—	0.55	V
IOH	Output HIGH Current	VOH at Min. = 1V	-33	—	—	mA
		VOH at Max. = 3.135V	—	—	-33	
IOL	Output LOW Current	VOL at Min. = 1.95V	30	—	—	mA
		VOL at Max. = 0.4V	—	—	38	
	Edge Rate <sup>(1)</sup>	Rising edge rate	1	—	4	V/ns
	Edge Rate <sup>(1)</sup>	Falling edge rate	1	—	4	V/ns
tr1	Rise Time <sup>(1)</sup>	VOL = 0.4V, VOH = 2.4V	0.5	—	2	ns
tf1	Fall Time <sup>(1)</sup>	VOL = 0.4V, VOH = 2.4V	0.5	—	2	ns
dt1	Duty Cycle <sup>(1)</sup>	VT = 1.5V	45	—	55	%
tsk1	Skew <sup>(1)</sup>	VT = 1.5V	—	—	500	ps
tCYC-CYC	Jitter <sup>(1)</sup>	VT = 1.5V	—	—	250	ps

**NOTES:**

1. This parameter is guaranteed by design, but not 100% production tested.
2. All long term accuracy and clock period specifications are guaranteed with the assumption that the REF output is at 14.31818MHz.

**ELECTRICAL CHARACTERISTICS, 48MHZ, USB**

Following Conditions Apply Unless Otherwise Specified:

 Operating Condition:  $T_A = 0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ , Supply Voltage:  $V_{DD} = 3.3\text{V} \pm 5\%$ ;  $C_L = 10 - 20\text{pF}$ 

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
ppm	Long Accuracy <sup>(1,2)</sup>	See Tperiod Min. - Max. values	—	—	300	ppm
TPERIOD	Clock Period <sup>(2)</sup>	48MHz output nominal	20.8257	—	20.834	ns
VOH	Output HIGH Voltage	IOH = -1mA	2.4	—	—	V
VOL	Output LOW Voltage	IOL = 1mA	—	—	0.55	V
IOH	Output HIGH Current	VOH at Min. = 1V	-29	—	—	mA
		VOH at Max. = 3.135V	—	—	-23	
IOL	Output LOW Current	VOL at Min. = 1.95V	29	—	—	mA
		VOL at Max. = 0.4V	—	—	27	
	Edge Rate <sup>(1)</sup>	Rising edge rate	1	—	2	V/ns
	Edge Rate <sup>(1)</sup>	Falling edge rate	1	—	2	V/ns
tr1	Rise Time <sup>(1)</sup>	VOL = 0.4V, VOH = 2.4V	1	—	2	ns
tf1	Fall Time <sup>(1)</sup>	VOL = 0.4V, VOH = 2.4V	1	—	2	ns
dt1	Duty Cycle <sup>(1)</sup>	VT = 1.5V	45	—	55	%

**NOTES:**

1. This parameter is guaranteed by design, but not 100% production tested.
2. All long term accuracy and clock period specifications are guaranteed with the assumption that the REF output is at 14.31818MHz.

## ELECTRICAL CHARACTERISTICS - REF-14.318MHZ

Following Conditions Apply Unless Otherwise Specified:

Operating Condition:  $T_A = 0^{\circ}\text{C}$  to  $+70^{\circ}\text{C}$ , Supply Voltage:  $V_{DD} = 3.3\text{V} \pm 5\%$ ;  $C_L = 10 - 20\text{pF}$

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
ppm	Long Accuracy <sup>(1)</sup>	See Tperiod Min. - Max. values	—	—	300	ppm
TPERIOD	Clock Period	14.318MHz output nominal	69.827	—	69.855	ns
VOH	Output HIGH Voltage <sup>(1)</sup>	IOH = -1mA	2.4	—	—	V
VOL	Output LOW Voltage <sup>(1)</sup>	IOL = 1mA	—	—	0.4	V
IOH	Output HIGH Current <sup>(1)</sup>	VOH at Min. = 1V, VOH at Max. = 3.135V	-33	—	-33	mA
IOL	Output LOW Current <sup>(1)</sup>	VOL at Min. = 1.95V, VOL at Max. = 0.4V	30	—	38	mA
tr1	Rise Time <sup>(1)</sup>	VOL = 0.4V, VOH = 2.4V	1	—	2	ns
tF1	Fall Time <sup>(1)</sup>	VOL = 0.4V, VOH = 2.4V	1	—	2	ns
tsk1	Skew <sup>(1)</sup>	VT = 1.5V	—	—	500	ps
dT1	Duty Cycle <sup>(1)</sup>	VT = 1.5V	45	—	55	%
tCYC-CYC	Jitter <sup>(1)</sup>	VT = 1.5V	—	—	1000	ps

### NOTE:

1. This parameter is guaranteed by design, but not 100% production tested.

## PCI STOP FUNCTIONALITY

If PCIF (2:0) and SRC clocks are set to be free-running through SMBus programming, they will ignore the PCI\_STOP register bit.


PCI_STOP (Byte 6 bit 3)	CPU	CPU#	SRC	SRC#	PCIF/PCI	USB	DOT96	DOT96#	REF
1	Normal	Normal	Normal	Normal	33MHz	48MHz	Normal	Normal	14.318MHz
0	Normal	Normal	IREF * 6 or float	Low	Low	48MHz	Normal	Normal	14.318MHz

## PD, POWER DOWN

PD is an asynchronous active high input used to shut off all clocks cleanly prior to clock power. When PD is asserted high all clocks will be driven low before turning off the VCO. In PD de-assertion all clocks will start without glitches.


PD	CPU	CPU#	SRC	SRC#	PCIF/PCI	USB	DOT96	DOT96#	REF
0	Normal	Normal	Normal	Normal	33MHz	48MHz	Normal	Normal	14.318MHz
1	IREF * 2 or float	Float	IREF * 2 or float	Float	Low	Low	IREF * 2 or float	Float	Low

## PD ASSERTION



### PD DE-ASSERTION


The time from the de-assertion of PD or until power supply ramps to get stable clocks will be less than 1.8ms. If the drive mode control bit for PD tristate is programmed to '1' the stopped differential pair must first be driven high to a minimum of 200mV in less than 300µs of PD deassertion.



et4U.com

DataShee

### ORDERING INFORMATION



et4U.com

DataSheet4U.com



**CORPORATE HEADQUARTERS**  
2975 Stender Way  
Santa Clara, CA 95054

**for SALES:**  
800-345-7015 or 408-727-6116  
fax: 408-492-8674  
www.idt.com

**for Tech Support:**  
logichelp@idt.com  
(408) 654-6459

DataSheet4U.com