TOSHIBA BiCMOS Integrated Circuit Silicon Monolithic


TB1305FG,TB1308FG

Component SW, Sync Separation and H/V Frequency Counter IC for TVs

The TB1305FG and TB1308FG include a component SW block, a prefilter for AD conversion, sync separation and H/V format detectors for TV component video signals.

The TB1305FG and TB1308FG contribute to reduction in the proportion of PCB occupied by LCR filters and to the simplification of www.DataSheet4U.codesigns on analog interfaces.

The TB1305FG and TB1308FG are equipped with an I²CBUS interface through which various functions can be controlled.



Weight: 0.83 g (typ.)

Features

COMPONENT BLOCK

- · Component video input: TB1305FG 2 channels, TB1308FG 3 channels; RGB available
- · Component video output
- · Gain switching: 0dB / +6dB
- · Bandwidth filter: prefilter for ADC; 4.2 to 31MHz variable)

SYNC SEPARATION BLOCK

- Supports 525/60i/60p, 625/50i/50p, 750/50p/60p, 1125/50i/60i/50p/60p, 1250/50i,
 VGA @60, SVGA@60, XGA@60, SXGA@60, UXGA@60
- · HD/VD input: 2 channels; positive and negative input acceptable
- · HD/VD output: positive and negative output selectable
- · Masking pseudo-sync for copyguard signal

OTHERS


- · Line detector for D-pin (2 channels)
- · Horizontal and vertical frequency counter
- · Format detection circuit for input signal
- · Automatic sync process switching mode

Lineup

Part No.	Number of component video inputs
TB1305FG	2
TB1308FG	3



Block Diagram



NOTE: Pins 38, 39, 41 and 43 are available for the TB1308FG only. The pins are NC for the TB1305FG.

The TB1305FG and TB1308FG do not support weak signals, ghost signals or other non-standard signals.

Some functional blocks, circuits or constants may be omitted or simplified in the block diagram for explanatory purposes.

Pin Functions

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

Pin No.	Pin Name	Function	Interface Circuit	Input Signal/Output Signal
22	DIG V _{cc}	V _{CC} pin for the logical circuits. Supply power through a resistor from pin 31 like the Application Circuit. This pin voltage is clipped to 3.3 V (typ.) by the internal regulator.		3.3 V (typ.)
20	DIG GND	GND pin for the logical circuits.	_	_
III 31	1137	V _{CC} pin for the sync circuits.		E 0.1/ (h/n.)
31	H Vcc	Connect 5.0 V (typ.)	_	5.0 V (typ.)
33	H GND	GND pin for the sync circuits.	_	_
46	C V _{CC}	V _{CC} pin for the video circuits.	_	5.0 V (typ.)
L.,		Connect 5.0 V (typ.)		
44	C GND	GND pin for the video circuits.	_	_
5 14 39	Y1/G1-IN Y2/G2-IN Y3/G3-IN	Y or G input pin. Input the signal via a clamp capacitor. The clamp system is selectable by CLAMP register. NOTE: Pin 39 is not available for the TB1305FG. It is an NC pin.	5 14 200 Q (39)	Sync tip level: 2.1 V (typ.) Bias level: 2.7 V (typ.) RGB/YCbCr/YPbPr signal amplitude: 0.7 Vp-p (without sync)
47	Y-IN	Y or CVBS input pin. Input the Y or CVBS signal in NTSC, PAL or SECAM from an AV-SW via a clamp capacitor. The clamp system is selectable by CLAMP register.	47 100kΩ 100	Sync tip level: 2.1 V (typ.) Bias level: 2.7 V (typ.) Y/CVBS signal's amplitude: 1.0 Vp-p (with sync)
1	Cr1/R1-IN		1 (46)	
3	Cb1/B1-IN	Cb/Cr, Pb/Pr or B/R input pin.	3 10 200Ω	2.7 V bias (typ.)
10	Cr2/R2-IN	Input the signal via a capacitor.	12 W	RGB/YCbCr/YPbPr signal
12 43 41	Cb2/B2-IN Cr3/R3-IN Cb3/B3-IN	NOTE: Pins 41 and 43 are not available for the TB1305FG. They are NC pins.	(41) S 100kΩ	amplitude: 0.7 Vp-p (without sync)
45	C-IN	Chroma signal input pin. Input C signal from AV-SW via a capacitor. When this pin's voltage is High, TEST mode for shipping is active. The pin voltage must be less than 3.6 V during operating.		1.7 V bias (typ.)
8 16 38	SYNC1-IN SYNC2-IN SYNC3-IN	Composite SYNC input pin to separate into H- and V-SYNC. Input the signal via a resister and a clamp capacitor. NOTE: Pin 38 is not available for the TB1305FG. It is an NC pin.		Sync tip level: 1.75 V (typ.)

Pin No.	Pin Name	Function	Interface Circuit	Input Signal/Output Signal
24 26	HD1-IN HD2-IN	HD input pin. Input a separated horizontal sync signal (1.0 to 2.0 Vp-p) via a resister and a coupling capacitor. The polarity of the input signal is detected and its leading edge becomes a timing trigger.	24 1 1 1	1.45 V bias (typ.)
23 25	VD1-IN VD2-IN	VD input pin. Input a separated vertical sync signal (1.0 to 2.0 Vp-p) via a resister and a coupling capacitor. The polarity of the input signal is detected and its leading edge becomes a timing trigger.	25 200 2 200 2	or 1.0 to 2.0 Vp-p
6 15	LINE1-1 LINE1-2	LINE1 (number of lines) detection pin. Connect LINE1 of D-pin.	4(6) 0 000 0 0	DC
2	LINE3-1 LINE3-2	LINE3 (aspect ratio) detection pin. Connect LINE3 of D-pin.	11 200Ω 1kΩ Th1 Th2 CG	DC
4 13	LINE2-1 LINE2-2	LINE2 (i/p) detection pin. Connect LINE2 of D-pin.	4 9 13 2000 1kQ	DC
48 9	SW LINE1 SW LINE2	SW LINE detection pin. Connect SW LINE of D-pin.	45	DC
32	Y-OUT	Y, G or CVBS signal output pin.	(6)	
34	Cb-OUT	Cb, Pb, B or C signal output pin.	32 34 36 36 32 34 36	AC: 0 dB or +6 dB (typ.)
36	Cr-OUT	Cr, Pr or R signal output pin.	44	
28	SYNC-OUT	Separated composite sync output pin.	3	- 3.4V(typ.) 0.1V(typ.)
29 30	VD-OUT HD-OUT	HD or VD output pin. The polarity of the output is selectable by HV-POL register. The tailing edge of the VD-OUT has a jitter. Use the leading edge only.	28 100 Q 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	0.1V(typ.) or 3.4V(typ.) or
17 42	DAC1 DAC2	1-bit DAC output pin. Open-collector pin.	17 100Ω TEST 100Ω DAC 33	DC

	Pin No.	Pin Name	Function	Interface Circuit	Input Signal/Output Signal
	21	XTAL	Crystal connection pin. Connect a 3.579545 MHz crystal for NTSC demodulation to generate internal clocks.	33 2.5kQ 33	_
om	35	Vf0ADJ	A filter pin to adjust bandwidth filter characteristics.	(46) (35) (200 \(\Omega\)	_
	40	BIAS FIL	A filter pin for internal bias circuits.	46 δ 1 800 Ω 800 Ω 44	_
	18	SDA	SDA pin for I ² CBUS.	(18) SDA SDA SDA ACK 200	Th: 2.25V(typ.) Th: 1.50V(typ.) H to L: 1.50 V (typ.) L to H: 2.25 V (typ.)
	19	SCL	SCL pin for I ² CBUS.	(B) (C) (C) (C) (C) (C) (C) (C) (C) (C) (C	Th: 2.25V(typ.) Th: 1.50V(typ.) H to L: 1.50 V (typ.) L to H: 2.25 V (typ.)
	27	ADDRESS	Slave address switching pin. Connect to 5 V Vcc or GND. Or leave this pin open.	(a) (b) (c) (d) (d) (d) (d) (d) (d) (d) (d) (d) (d	5 V Vcc: DC _H /DD _H Open: DA _H /DB _H GND: D8 _H /D9 _H
	7 37	NC	These pins are not used. Connect to GND. NOTE: Pins 38, 39, 41 and 43 of the TB1305FG are not used . Connect them to GND.	_	_



BUS Control Map

Write Mode Slave address: D8_H / DA_H / DC_H

SA	D7	D6	D5	D4	D3	D2	D1	D0	PRESET
00	MUTE	FILPASS	HD WIDTH	DAC2	DAC1	YCbC	Cr SW	GAIN	00000000
01	f0 SW		BANDWIDTH						00000000
02	fc HALF	SYNC SW				HV F	REQ		00000000
03	HV-SEP	VGA-SEP	1(PS MASK)	A SYNC	S MODE	CLAMP	HV-POL	VD PHS	00000000

NOTE: Set PS MASK = 1 (ON) for except "Sync on G" input.

Remark: SA = Sub-Address.

www.DataSheet4U.com Read Mode Slave address: D9_H / DB_H / DD_H

	D7	D6	D5	D4	D3	D2	D1	D0
0	LIN	IE1	LINE2	E2 LINE3 S		SW LINE1	SW LINE2	*
1	HD-POL	VD-POL	H FORMAT			V FORMAT		
2	H FM2	V FM2	H IN	H IN V IN V-SYNC-W *				SION
3	*	* V FREQ DET						
4	H FREQ DET							

^{*:} Undefined



Bus Control Functions

Write Mode

Register Name	Function	Preset Value
MUTE	Swtches mute mode.	NORMAL
MUTE	0: NORMAL 1: Video mute	(0)
EII DACC	Switches the bandwidth limit filter.	ON
FILPASS	0: ON (by-pass)	(0)
	Switches the width of HD-OUT.	
	0: WIDE 1: NARROW	WIDE
HD WIDTH	Remark: HD WIDTH = 1 (NARROW) is recommended for the 1125/50p/60p format owing to crosstalk from HD-OUT to video signals so that spike noises on video signals will occur.	(0)
	1-bit DAC switching	
DAC1,2	Output voltages of DAC1 (pin 17) and DAC2 (pin 42) are controlled. DAC1/2 are open-collector pins.	LOW (0)
	0: LOW (ON) 1: HIGH (OPEN)	
	Switches the component video input and line input	
	00: Y1 / Cb1 / Cr1 / LINE1, 2, 3-1 (pins 1, 2, 3, 4, 5, 6)	
YCbCr SW	01: Y2 / Cb2 / Cr2 / LINE1, 2, 3-2 (pins 10, 11, 12, 13, 14, 15)	Y1 / Cb1 / Cr1
TCDCI SW	10: Y / C (pins 45, 47. Cr-out is muted.)	(00)
	11: Y3 / Cb3 / Cr3 (pins 39, 41, 43)	
	NOTE: The data (11) is not available for the TB1305FG.	
	Switches the output gain.	
	Gain of YCbCr output (pins 32, 34, 36) is controlled.	0 dB
GAIN	0: 0 dB 1: +6 dB	(0)
	Remark: GAIN = 0 (0 dB) is recommended for the 1125/50p/60p format since this offers superior frequency characteristics to those of +6 dB mode.	()
f0 SW	Switches the f0 of bandwidth limit filter	HIGH
10 300	0: HIGH 1: LOW	(0)
	Switches the f0 of bandwidth limit filter	MIN
BANDWIDTH	0000000: MIN (low)	(000000)
	1111111: MAX (high)	(000000)
	Switches the frequency of bandwidth limit filters for Cb/Cr	OFF
fc HALF	The cutoff frequency of bandwidth limit filters for Cb/Cr is 1/2 to Y.	(0)
	0: OFF (same for 3 outputs) 1: ON (1/2 fc for Cb/Cr)	(0)

/ww.DataSheet4U.co

Register Name	Function				Preset Value			
	Switches sy							
	Syric inpo	ı	d to SYNC-OUT is sel					
		HD OUT (pin 30)	VD OUT (pin 29) SYNC1 (pin 8	SYNC OUT (pin 28)				
	000							
	001		SYNC2 (pin 1	•				
	010		SYNC3 (pin 38: TB130	• • • • • • • • • • • • • • • • • • • •	SYNC1			
SYNC SW	011		Not available		(000)			
	100	HD1 (pin 24)	VD1 (pin 23)	SYNC1 (pin 8)				
	101	HD2 (pin 26)	VD2 (pin 25)	SYNC2 (pin 16)				
	110	HD1 (pin 24)	VD1 (pin 23)	SYNC3 (pin 38 : TB1308FG only)				
	111	HD2 (pin 26)	VD2 (pin 25)	SYNC3 (pin 38: TB1308FG only)				
	NOTE: SYN	IC3 of the data 010,	110, 111 is not availat	ole for the TB1305FG.				
	Input format	t setting						
	Set the h	orizontal and vertical	I mode according to th	e format that is input.				
	0000:	15.625 kHz, 50 Hz (6	625i) 0001: 15.75 i	kHz, 60 Hz (525i)				
	0010: 3							
	0100: 2							
HV FREQ	0110: 3	15.625 kHz, 50 Hz						
TIVINEQ	1000: 3	(0000)						
	1001: 3							
	1010: 6							
	1011: 7							
	1100: 8	1100: 56.25 kHz, 50 Hz (1125/50p)						
	1101 ~	1111: Not available						
	Switches the	e separation level.						
11V 05D	The H/V	sync separation leve	I to SYNC-IN (pins 8,	16, 38) is switched.	LOW			
HV-SEP	0: LOV		1: HIGH		(0)			
			is changed according the connected resista	g to the ratio of negative sync nce.				
	Switches the	e separation level.						
VGA-SEP	The H/V signals.	sync separation lev	vel to SYNC-IN (pins	8, 16, 38) is switched for PC	Normal			
VO/VOLI	0: Norr	mal (component vide	eo) 1: VGA		(0)			
			is changed according the connected resista	to the ratio of negative sync ince.				
	Switches the	e mask mode for pse	eudo-sync.					
PS MASK	Pseudo-s	syncs in lines are ren	noved.		OFF			
1 O WAOK	0: OFF	(V-BLK period only)) 1: ON (all line	s)	(0)			
	NOTE: Set	PS MASK = 1 (ON) f	for except "Sync on G"					

ww.DataSheet4U.co

Register Name	Function	Preset Value
	Automatic sync processing mode. Sync processing mode is changed in accordance with the results obtained by the internal format detection circuits. Format detection is performed for a SYNC or HD/VD signal selected by SYNC SW. The result of detection is returned to H, V	OFF
A-SYNC	FORMAT and H, V FM2. The HV FREQ setting is invalid when this mode is active.	(0)
	0: OFF (manual switching mode by HV FREQ setting) 1: ON	
	Switches sync output mode.	
S MODE	This function sets the dummy HD/VD output mode when there is no input. The frequency of the dummy HD/VD output depends on the HV FREQ setting (when A-SYNC = OFF) or H, V FORMAT (when A-SYNC = ON). H, V IN shows whether there is no input or not.	OFF (00)
	0: OFF (No HD and free-run VD output (approx. 44 Hz), when there is no input. However, in 1250i mode, no HD and no VD output, when there is no input.)	(00)
	1: ON (Dummy HD/VD output when there is no input)	
	Switches Y clamping mode.	SYNC TIP
CLAMP	This function sets the clamping mode for pins 5, 14, 39.	
	0: SYNC TIP CLAMP 1: BIAS	(0)
	Switches the polarity of the HD/VD output.	Positive
HV-POL	This function sets the polarity of HD/VD OUT (pins 29, 30).	
	0: Positive 1: Negative	(0)
	Switches the phase of dummy VD output.	
VD PHS	VD PHS compensates for delay time so that the dummy VD-OUT phase is the same as that form the separated V-sync.	No-delay
	0: No delay	(0)
	1: 0.2 H delay (0.15 H delay for 1125/50p)	

Read Mode

Register Name	Function					
	LINE1 detection for D-pin (for the number of lines)					
LINE1	00: 525 (480)					
	Detects the voltage of LINE1 selected by YCbCr SW. 11 is returned when the pin is not connected.					
	LINE2 detection for D-pin (for i/p)					
LINE2	0: Interlace 1: Progressive					
	Detects the voltage of LINE2 selected by YCbCr SW. 1 is returned when the pin is not connected.					
	LINE3 detection for D-pin (for aspect ratio)					
LINE3	00: 4:3					
	Detects the voltage of LINE3 selected by YCbCr SW. 11 is returned when the pin is not connected.					
SW LINE1	SW LINE1 (pin 48) detection for D-pin					
SW LINET	0: Connected 1: Not connected					
SW LINE2	SW LINE1 (pin 9) detection for D-pin					
SVV LINEZ	0: Connected 1: Not connected					
	Polarity detection to HD-IN					
HD-POL	0: Positive 1: Negative					
	Detects the width from the HD-IN pin to determine whether it is negative or not. When the High level of the input HD-IN is wider than approx 14 μ s, HD-POL shows 1.					

Register Name	Function
	Polarity detection to VD-IN
VD-POL	0: Positive 1: Negative
	Detects the width from the VD-IN pin to determine whether it is negative or not. When the High level of the input VD-IN is wider than approx 4.5 ms, VD-POL shows 1.
	Horizontal format detection
	0000: 15.625/15.75kHz 0001: 28.125kHz 0010: 31.25/31.5kHz 0011: 33.75kHz
	0100: 37.5/37.9kHz 0101: 45/48kHz 0110: 64kHz/67.5kHz 0111: 75kHz
	1000 56.25kHz 1001 ~ 1111: Undefined
H FORMAT	Detects a horizontal format (horizontal frequency).
	NOTE1: Format detection errors such as the following can occur when suppressed syncs are input. See NOTE3 in the function description on Automatic sync processing mode, too. 525i input → 525p detected, 625i input → 625p detected, 1125i input → 1125p detected 525p/625p input → No V-sync detected
	NOTE2: When 525i, 625i, 1125/50i or 1125/60i signal is input, H FORMAT data can be incorrect caused by the pseudo-syncs for copy guard or the equalizing pulses.
	Vertical format detection
V FORMAT	00: 50 Hz 01: 60 Hz 10 ~ 11: Undefined
	Detects a vertical format (horizontal frequency) according to V FREQ DET data.
	Horizontal format detection 2
H FM2	0: Known 1: Unknown
IT FIVIZ	Detects whether an input is in one of the defined formats or not. This is based on H FORMAT data.
	NOTE: H FM2 may indicate Unknown, when 525p input with pseudo sync signal for copy guard is input.
	Vertical format detection 2
V FM2	0: Known 1: Unknown
	Detects whether an input is in one of the defined formats or not. This is based on V FORMAT data.
HIN	Input detection to horizontal syncs
	0: No signal 1: Signal
V IN	Input detection to vertical syncs
	0: No signal 1: Signal
	V-SYNC width detection
V-SYNC-W	0: Wide 1: Narrow
VOINOW	Detects V-SYNC width for detecting 1250i format. Under A-SYNC = 1 (ON), V-SYNC-W shows 1, when the VD width from the VD-IN pin is narrower than approx 69 µs, or when the V-SYNC width from the SYNC-IN pin is narrower than approx 27 µs.
V/EDOLONI	IC version identification
VERSION	00: TB1305FG
	Counts the vertical frequency of an input selected by SYNC SW.
	0000000: Over 3.5kHz 1001111: 44Hz or less
	1010000∼1111111: No signal
V FREQ DET	How to calculate a vertical frequency (Y):
	Convert data read from V FREQ DET into decimal value and call it X.
	Vertical frequency (Y) = $1 \div (X \times 2.8607 \times 10^{-4})$ [Hz]
	The error range of X is -1 to +1.
	Counts the horizontal frequency of an input selected by SYNC SW.
	00000000: No signal 111111111: Over 85kHz
H FREQ DET	How to calculate a horizontal frequency (Y):
	Convert data read from H FREQ DET into decimal value and call it X.
	Horizontal frequency (Y) = $1 \div (0.003 \div X)$ [Hz]
	The error range of X is –1 to +1.

MAN Data Sheet 411 c

- Note 1: In determining the decision algorithms (detection range, detection times and so on) for H/V frequency detection, it is necessary to take into account both previously mentioned cautions and other factors such as signal conditions and I²CBUS data transmission in the course of prototype TV set evaluation.
- Note 2: The READ BUS flags indicate that a certain signal is detected at a given moment. However, the detection result will not be very reliable if only one flag is checked. To obtain accuracy, it is recommended that a judgment will be made on the basis of confirming several times and verifying agreement among the majority of flags read in a sequence and/or at the same time.

www.DataSheet4LLco


Function Descriptions

Vertical sync separation for 1250i/50

When HV FREQ = 1000, the vertical sync separation for 1250i/50 is accomplished through the use of a special circuit. The phase of the VD-out (pin 29) depends on the H-SYNC timing shown in the figure below. There is no VD-out when there is no H-SYNC input.


In the manual sync processing mode (A-SYNC = OFF), use READ BUS functions, V-SYNC-W and H, V FORMAT (or H, V FREQ DET) to detect 1250i/50.

NOTE: The VD-OUT's tailing edge has a jitter. Use the leading edge only.



HD width

HD-OUT width is selectable by HD WIDTH, as below. HD WIDTH = 1 (NARROW) is recommended for the 1125/50p/60p format owing to crosstalk from HD-OUT to video signals so that spike noises on video signals will occur.





Automatic sync processing mode (A-SYNC)

Counted horizontal and vertical frequency data to input signal are returned to READ BUS functions, H, V FREQ DET. Also, the detected format is returned to H, V FORMAT and H, FM2 when the H/V frequencies are in internal defined ranges. Input detection results, which indicate whether there is an input or not, for H, V-SYNC or HD, VD are returned to H, V IN. In automatic sync processing mode (when A-SYNC = ON), the TB1305FG and TB1308FG operate as indicated in the following table according to these READ data.

INPUT CONDITION	H, V FORMAT status	H, V FM2 status	H, V IN status	HD, VD outputs
Standard format	The format as input	Known	Signal	The separated sync as input
Non-standard format	The status indicates not the current condition but the last detected format.	Unknown	Signal	The separated sync as input
No input	The status indicates not the current condition but the last detected format.	Known: The status indicates not the current condition but the last detected format.	No signal	Dummy HD and VD, of which the frequency depends on the H, V FORMAT status

ww.DataSheet4U.co

NOTE 3: The following format detection errors can occur when suppressed syncs are input.

525i input \rightarrow 525p detected, 625i input \rightarrow 625p detected, 1125i input \rightarrow 1125p detected

525p/625p inputs \rightarrow In case of the 525p/625p sync amplitude become bigger from zero to its standard gradually, V-sync of the input is not detected even though the sync amplitude is got back to its standard amplitude.

The V-sync separation performance to the suppressed sync input may be improved when VGA-SEP is set to 1 (VGA), though the H and V separation level are also changed.

NOTE 4: We recommend recognizing a format by H/V FREQ DET rather than one by H/V FORMAT because H FORMAT and H FM2 can indicate an incorrect data for 525i, 625i, 525p, 1125/50i and 1125/60i caused by the pseudo-syncs for copy guard or the equalizing pulses.

NOTE 5: Dummy HD and VD may become unstable while the mode is changing from one format to another.

By the way, in A-SYNC = OFF and S-MODE = ON mode, dummy HD and VD are output according to HV FREQ setting when there is no input.

Manual sync processing mode (A-SYNC = OFF *NOTE6)

HV FREQ = 625p is required to separate H-SYNC and V-SYNC properly. Set HV FREQ = 625p to count H/V-SYNC for Manual sync processing mode.

The following is an example of how to detect H/V frequency when A-SYNC=OFF.

- 1. Set HV FREQ = 625p(0010) and read data such as H, V FREQ DET.
- 2. Detect the H/V frequencies by microprocessor or similar means, depending on the data obtained.
- 3. Set HV FREQ and so on to the detected mode.
- 4. Continue to monitor the obtained data such as H, V FREQ DET. When any alteration is recognized, set HV FREQ = 625p(0010) and detect again.

Decision algorithms (for detection range, detection times and so on) for H/V frequency detection should be determined taking into account the above-mentioned errors in measuring H/V frequencies and the other factors such as signal conditions and I²CBUS data transmission in the course of prototype TV set evaluation.

NOTE 6: We recommend recognizing formats for 525i and 625i signals by another device such as a color-decoder, not by this product, because 525i and 625i signals include non-standard signals.

However, if you use this product to recognize formats including the standard 525i and 625i, set "A-SYNC = ON". Otherwise, H/V FREQ DET and H/V FORMAT may indicate incorrect value and VD-OUT may lock irregularly for 525i and 625i signals. Refer to the "Application circuit 3 (system configuration)", too.



Sync separation level

The sync separation level is changed according to the ratio of H-sync width to one line and the connected resistance. Typical sync separation levels for each format are as follows. Then, VGA-SEP=1 for VGA to UXGA.

Format	H۱	/-SEP = 0 (LO	W)	HV	/-SEP = 1 (HIG	SH)
Format	$R = 1.2 k\Omega$	$R = 1.5 k\Omega$	$R = 1.8 k\Omega$	$R = 1.2 k\Omega$	$R = 1.5 k\Omega$	$R = 1.8 k\Omega$
625/50i	22	28	33	24	32	37
525/60i	22	28	34	24	31	37
625/50p	22	28	34	25	31	38
525/60p	21	27	32	24	30	36
1125/50i	31	39	45	40	49	54
1125/60i	26	33	39	34	43	50
750/50p	29	37	43	37	46	52
750/60p	24	31	37	32	40	47
1250/50i	25	32	37	32	41	47
1125/50p	36	45	51	45	54	58
1125/60p	31	39	45	39	49	55
VGA/60	15	19	23	16	21	25
SVGA/60	15	18	22	16	20	24
XGA/60	17	22	26	19	24	28
SXGA/60	27	33	39	30	37	43

Unit [%]; where 286 mVp-p sync for 525/60i and 300 mVp-p sync for others


For "Sync on G" signal, HD-OUT is not output during V-sync period because there is no H-sync during V-sync period. Furthermore, for Sync on G of XGA input, HD-OUT disappears during active video period caused by unexpected lock of the internal V-BLK.

The format detection and sync separation performances are changed due to the separation level set by HV-SEP, VGA-SEP setting and/or the connected resistance with SYNC-IN pin. The careful evaluations are required to set the separation level under consideration of expected input conditions such as a suppressed sync input, an input with V-sag and APL (Average Picture Level) fluctuations.

Note on Sync input pin

If the AC-coupling circuit is put before the SYNC-IN pin, the picture on the screen may be not stable. This is because the sync separation circuit is unable to follow the DC level fluctuation caused by APL (Average Picture Level) change in the input signal, and the HD and/or VD output is unable to synchronize the input.

It is recommended to input signals via the DC-coupling buffer if necessary.



For the DC level fluctuation caused by APL change, the sync separation ability may be improved to change the setting of HV-SEP, VGA-SEP and/or changing the resister R. Furthermore, adding a high-resistance around several $M\Omega$ between SYNC-IN pin and GND (or Vcc) may improve the sync separation ability.

Adding DC restoration circuit such as a clamp circuit can be also effective for the improvement of DC level fluctuation. Also, refer to Sync separation level descriptions.

Prefilter for AD converter

The filter of the TB1305FG and TB1308FG can be used as a prefilter for AD converter. The cutoff frequency is controllable by I2CBUS functions, FILPASS, f0-SW, BANDWIDTH and fc HALF.

The characteristics for cutoff frequency and delay time are as below.




Figure. Typical prefilter frequency characteristics




Figure. Typical cutoff frequency (-3 dB point) characteristics of prefilter due to BANDWIDTH data.




Figure. Typical delay-time (group delay @ 1MHz) characteristics of prefilter due to BANDWIDTH data.

Note on 1125/50p/60p input

When 1125/50p and/or 60p signal are input, GAIN = 0(0dB) and FILPASS = 0(ON) are recommended due to the performance of the slew rate and cutoff frequency of the TB1305FG and TB1308FG circuits. A gain amplifier and/or a prefilter for 1125/50p/60p should be added as external circuits, if necessary.

Note on video output pins

To conduct the video signal from the TB1305FG or TB1308FG to the following circuits, a buffer such as the one in the application circuits is required due to the drive capability of the TB1305FG and TB1308FG being insufficient, especially for high-frequency components.

The DC levels of the video output vary according to I²CBUS functions, the APL of the input and temperature drift. Therefore, the DC levels should be re-clamped in connected circuits such as AD converters.

Recommended crystal oscillator

When a connected crystal oscillator is used for the XO, the following oscillation specifications are required.

Oscillation frequency (fundamental): 3.579545 MHz (for NTSC decoding)

Frequency tolerance: +/- 50 ppm


External CW input into crystal oscillator pin

Instead of connecting a crystal oscillator, it is possible to input an external CW (Continual Wave) into pin 21 through a capacitor as below.

The specifications required for CW input are as follows.

Input frequency (fundamental): 3.579545 MHz +/- 50 ppm

Input amplitude: 1.0 Vp-p +/- 0.5 Vp-p



How to deal with unused pins

Unused pins should be dealt with as below. Pins not mentioned below should be connected properly.

Pin No.	Pin Name	Procedure	Pin No.	Pin Name	Procedure
1	Cr1/R1-IN	Procedure 1	25	VD2-IN	Procedure 4
2	LINE3-1	Procedure 2	26	HD2-IN	Procedure 4
3	Cb1/B1-IN	Procedure 1	27	ADDRESS	Procedure 3
4	LINE2-1	Procedure 2	28	SYNC-OUT	Procedure 3
5	Y1/G1-IN	Procedure 1	29	VD-OUT	Procedure 3
6	LINE1-1	Procedure 2	30	HD-OUT	Procedure 3
7	NC	Procedure 2	32	Y-OUT	Procedure 3
8	SYNC1-IN	Procedure 3	34	Cb-OUT	Procedure 3
9	SW LINE2	Procedure 2	36	Cr-OUT	Procedure 3
10	Cr2/R2-IN	Procedure 1	37	NC	Procedure 2
11	LINE3-2	Procedure 2	38	SYNC3-IN	Procedure 3
12	Cb2/B2-IN	Procedure 1	39	Y3/G3-IN	Procedure 1
13	LINE2-2	Procedure 2	41	Cb3/B3-IN	Procedure 1
14	Y2/G2-IN	Procedure 1	42	DAC2	Procedure 3
15	LINE1-2	Procedure 2	43	Cr3/R3-IN	Procedure 1
16	SYNC2-IN	Procedure 3	45	C-IN	Procedure 1
17	DAC1	Procedure 3	47	Y-IN	Procedure 1
23	VD1-IN	Procedure 4	48	SW LINE1	Procedure 2
24	HD1-IN	Procedure 4	_	-	_

Procedure 1: Connect a 1 μF capacitor between this pin and GND.

Procedure 2: Connect to GND.

Procedure 3: Leave open.

Procedure 4: Connect a 10 $k\Omega$ resister between this pin and GND.

NOTE: Pins 38, 39, 41 and 43 are NC pins for the TB1305FG. Of these, any unused pins should be dealt with as in "Procedure 2".

How to Start the I²CBUS

How to send bus data after power on is described below. Use software to handle the procedure.

- 1. Turn power on.
- 2. Transmit all write data.

How to Transmit/Receive via the I²CBUS

Slave Address: Can Be Changed Using Pin 27.

Pin 27-GND: D8_H/D9_H

A6	A5	A4	А3	A2	A1	A0	W/R
1	1	0	1	1	0	0	0/1

Pin 27-OPEN: DA_H/DB_H


A6	A5	A4	А3	A2	A1	A0	W/R
1	1	0	1	1	0	1	0/1

www.DataSheet411.com


Pin 27-Vcc: DC_H/DD_H

A6	A5	A4	А3	A2	A1	A0	W/R
1	1	0	1	1	1	0	0/1


Start and Stop Conditions



Bit Transmission




Acknowledgement






Data Transmit Format 1




Data Transmit Format 2



D-1-

Data Receive Format



To receive data, the master transmitter changes to a receiver immediately after the first acknowledgement. The slave receiver changes to a transmitter.

The end condition is always created by the master.

Optional Data Transmit Format (Automatic Increment Mode)

S SI	ave address			Α	Transmit data 1	···· Transmit data n			Р		
1	7-bit			1	7-bit		↑ 8-bit		↑ 8-bit		
MSB			1	MSE	3		MSB		MSB		

In this way, sub-addresses are automatically incremented from the specified sub-address and data are set.

I²CBUS Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit
Low level input voltage	V_{IL}	0	-	1.1	V
High level input voltage	V_{IH}	2.8	_	H-Vcc	V
Hysteresis of Schmitt trigger inputs	V_{hys}	ı	0.7	_	V
Low level output voltage at 3 mA sink current	V_{OL1}	0	_	0.6	>
Input current each I/O pin with an input voltage between 0.1 VDD and 0.9 VDD	l _i	-10	_	10	μА
Capacitance for each I/O pin	Ci	-	-	10	pF
SCL clock frequency	f _{SCL}	0	_	400	kHz
Hold time START condition	t _{HD;STA}	0.6	_	_	μS
Low period of SCL clock	t_{LOW}	1.3	_	_	μS
High period of SCL clock	t _{HIGH}	0.6	_	_	μS
Set-up time for a repeated START condition	t _{su;sta}	0.6	_	_	μS
Data hold time	t _{HD;DAT}	50	_	_	ns
Data set-up time	t _{SU;DAT}	100	_	_	ns
Set-up time for STOP condition	t _{su;sto}	0.6	_	_	μS
Bus free time between a STOP and START condition	t _{BUF}	1.3	_	_	μS

NOTE: This parameter is not tested during production and is provided only as information to assist the design of applications.



Absolute Maximum Ratings (Ta = 25°C)

Characteristic	Symbol	Rating	Unit
Supply voltage	V _{CCmax}	6.0	V
Input pin voltage	V _{in}	GND - 0.3 ~ Vcc + 0.3	V
Y or Sync input amplitude (pins 5, 8, 14, 16, 38, 39, 47) (Pins 38, 39 are for the TB1308FG only.)	Y _{in}	2.0	Vp-p
Power dissipation	P _D (Note 5)	1136	mW
Power dissipation reduction rate	1/θja	9.1	mW/°C
Operating temperature	T _{opr}	−20 ~ 75	°C
Storage temperature	T _{stg}	−55 ~ 150	°C

Note 5: Refer to the figure below.




Figure. P_D - Ta Curve

Note 6: Handle pins 7 and 37 of the TB1305FG and TB1308FG with special care. These ICs are sensitive to electrostatic discharge and surge impulse.

Install the product correctly. Otherwise, it may result in break down, damage and/or degradation to the product or equipment.

The absolute maximum ratings of a semiconductor device are a set of specified parameter values that must not be exceeded during operation, even for an instant.

If any of these ratings are exceeded during operation, the electrical characteristics of the device may be irreparably altered, in which case the reliability and lifetime of the device can no longer be guaranteed.

Moreover, operations with exceeded ratings may cause breakdown, damage and/or degradation in other equipment. Applications using the device should be designed so that no maximum rating will ever be exceeded under any operating conditions.

Before using, creating and/or producing designs, refer to and comply with the precautions and conditions set forth in these documents.



Operating conditions

Characteris	tic	Description		Min.	Тур.	Max.	Unit	
Supply voltage (V _{CC})		Pins 31, 46		4.7	5.0	5.3	V	
Supply voltage (VCC)		Pin 22; supply power from H Vcc (pin 31) via a resistor.	3.1	3.3	3.5	V	
Y signal input amplitude		Pins 5, 8, 14, 16, 38, 39, 47; with sync			1.0	_	V _{p-p}	
G signal input amplitude	1	Pins 8, 16, 38; with sync		_	1.0	_	V _{p-p}	
V = i = = = 1 i = = + f = = = = = = =		Pins 5, 14, 39		0	_	60		
Y signal input frequency		Pin 47		0	_	8	MHz	
Chroma signal input am	plitude	Pin 45		_	0.3	2	V _{p-p}	
DC voltage of chroma in	put pin	Pin 45		_	_	3.6	٧	
Cb, Cr, Pb, Pr signal inp	ut amplitude	Pins 1, 3, 10, 12, 41, 43; 100% color bar	r signal	_	0.7	_	V _{p-p}	
Cb, Cr, Pb, Pr signal inp	ut frequency	Pins 1, 3, 10, 12, 41, 43		0	_	60	MHz	
R, G, B signal input amplitude		Pins 1, 3, 5, 10, 12, 14, 39, 41, 43; 100% white signal without sync			0.7	_	V _{p-p}	
R, G, B signal input frequency		Pins 1, 3, 5, 10, 12, 14, 39, 41, 43, 39, 4	1, 43	0	_	60	MHz	
HD, VD signal input amp	olitude	Pins 23, 24, 25, 26		1.0	_	2.0	V _{p-p}	
HD input frequency		Pins 24, 26 for freq counter			_	85	kHz	
VD input frequency		Pins 23, 25 for freq counter			_	3500	Hz	
			Н	3.5	5.0	C-Vcc	V	
	LINE1,3	Pins 2, 6, 11, 15	М	1.4	2.2	2.4		
			L	_	GND	0.6		
LINE detection input voltage	LINE2	Pins 4, 13	Н	1.4	2.2	C-Vcc	V	
	LINEZ	FIIIS 4, 13	L	_	GND	0.6	V	
	CWIINE	Pins 9, 48	Н	1.4	5.0	C-Vcc	V	
SW LINE		Fills 9, 40	L	_	GND	0.6	V	
			88/89 _H	_	GND	0.6		
ADDRESS switching vo	ltage	Pin 27	DA/DB _H		Pin open	ı	V	
		DC/DD _H		3.5	C-Vcc	C-Vcc	1	
SDA input current		Pin 18		_	_	3	mA	

Remark: Supply power to all Vcc pins (pins 22, 31 and 46).

NOTE: Pins 38, 39, 41 and 43, as Y/Cb/Cr/SYNC3-IN, are available for the TB1308FG only. Pins 38, 39, 41 and 43 of the TB1305FG are NC pins.



Electrical Characteristics

(Unless otherwise specified, C and H V_{CC} = 5 V, D V_{CC} = 3.3 V, Ta = 25°C, I^2 CBUS data: preset values)

Current Consumption

Pin Name	Symbol	Test Conditions	Min	Тур.	Max	Unit
C V _{CC} (pin 46)	Iccc	_	30.0	38.0	46.0	
H V _{CC} (pin 31)	I _{CCH}	_	4.5	6.0	7.5	mA
D V _{CC} (pin 22)	I _{CCD}	Resistance to 5 V; R = 150 Ω	8.5	10.5	12.5	

Pin Voltage (test condition: no signal input)

Pin No.	Pin Name	Symbol	Test Conditions	Min	Тур.	Max	Unit
1	Cr1/R1-IN	V ₁	_	2.6	2.7	2.8	
2	LINE3-1	V ₂	_	4.8	_	_	
3	Cb1/B1-IN	V ₃	_	2.6	2.7	2.8	
4	LINE2-1	V ₄	_	4.8	_	_	
5	Y1/G1-IN	V ₅	_	1.95	2.1	2.25	
6	LINE1-1	V ₆	_	4.8	_	_	
8	SYNC1-IN	V ₈	_	1.4	1.75	2.1	
9	SW LINE2	V ₉	_	4.8	_	_	
10	Cr2/R2-IN	V ₁₀	_	2.6	2.7	2.8	
11	LINE3-2	V ₁₁	_	4.8	_	_	
12	Cb2/B2-IN	V ₁₂	_	2.6	2.7	2.8	
13	LINE2-2	V ₁₃	_	4.8	_	_	
14	Y2/G2-IN	V ₁₄	_	1.95	2.1	2.25	
15	LINE1-2	V ₁₅	_	4.8	_	_	
16	SYNC2-IN	V ₁₆	_	1.4	1.75	2.1	
21	XTAL	V ₂₁	_	3.7	3.85	4.0	
22	DIG Vcc	V ₂₂	Resistance to 5 V; R = 150 Ω	3.2	3.35	3.5	V
23	VD1-IN	V ₂₃		1.2	1.45	1.7	v
24	HD1-IN	V ₂₄	_	1.2	1.45	1.7	
25	VD2-IN	V ₂₅	_	1.2	1.45	1.7	
26	HD2-IN	V ₂₆	_	1.2	1.45	1.7	
27	ADDRESS	V ₂₇	Pin open	1.8	2.0	2.2	
32	Y-OUT	V ₃₂	_	0.3	1.0	1.7	
34	Cb-OUT	V ₃₄	_	1.5	1.95	2.4	
35	Vf0ADJ	V ₃₅	_	2.2	2.5	2.8	
36	Cr-OUT	V ₃₆		1.5	1.95	2.4	
38	SYNC3-IN	V ₃₈	For the TB1308FG only	1.4	1.75	2.1	
39	Y3/G3-IN	V ₃₉	For the TB1308FG only	1.95	2.1	2.25	
40	BIAS FIL	V ₄₀	_	1.6	1.8	2.0	
41	Cb3/B3-IN	V ₄₁	For the TB1308FG only	2.6	2.7	2.8	
43	Cr3/R3-IN	V ₄₃	For the TB1308FG only	2.6	2.7	2.8	
45	C-IN	V ₄₅	_	1.6	1.7	1.8	
47	Y-IN	V ₄₇		1.95	2.1	2.25	
48	SW LINE1	V ₄₈		4.8	_	_	



Video Block

Cha	racteristic		Symbol	Test Conditions	Min	Тур.	Max	Unit
	Sync-tip cl	amp mode	Vdsync		1.40	1.65	_	
Input dynamic range	Bias mode	!	Vdbias	FILPASS = 1, BANDWIDTH = max	1.40	1.65	_	Vp-p
runge	Chroma in	put	Vdchrm	Pin 45	1.40	1.65	_	
	l	GAIN = 0	Gfoffg0	511 B 4 0 0 0 1 1 4 0 0 1 4 0 4 1 1 1	-1.0	-0.5	0	
		GAIN = 1	Gfoffg6	FILPASS = 0, input = 0.2Vp-p 10 kHz	5.0	5.5	6.0	
I/O gain		GAIN = 0	Gfong0	FILPASS = 1, f0 SW = 0,	-0.5	0	0.5	dB
		GAIN = 1	Gfong6	BANDWIDTH = min, input = 0.2 Vp-p 10 kHz	5.5	6.0	6.5	
I/O frequency	GAIN = 0)	fg0		70	90	110	
characteristic 1	GAIN =	1	fg6	FILPASS = 0, -3 dB point, NOTE 7	60	80	100	MHz
	BANDW	IDTH = max	fLmax		18.4	20.5	22.6	
I/O frequency characteristic 2	BANDW	BANDWIDTH = cnt		FILPASS = 1, GAIN = 0, f0 SW = 1, -3 dB point, NOTE 7	11.4	12.7	14.0	MHz
onaraotoriotio 2	BANDW	BANDWIDTH = min		o ab point, NoTE 7	3.7	4.2	4.7	
	BANDW	IDTH = max	fHmax		27.9	31.0	34.1	
I/O frequency characteristic 3	BANDW	IDTH = cnt	fHcnt	FILPASS = 1, GAIN = 0, f0 SW = 0, -3 dB point, NOTE 7	21.6	24.0	26.4	MHz
	BANDW	BANDWIDTH = min		. • • • • • • • • • • • • • • • • • • •	14.6	16.3	18.0	
	BANDW	IDTH = max	fhfLmax		9.2	10.3	11.4	
I/O frequency characteristic 4	BANDW	BANDWIDTH = cnt		FILPASS = 1, GAIN = 0, f0 SW = 1, fc HALF = 1, -3 dB point, NOTE 7	5.7	6.4	7.1	MHz
	BANDW	IDTH = min	fhfLmin	, , , , , , ,	1.85	2.1	2.35	
I/O frequency characteristic 5	BANDW	BANDWIDTH = max			13.9	15.5	17.1	
	BANDW	IDTH = cnt	fhfHcnt	FILPASS = 1, GAIN = 0, f0 SW = 0, fc HALF = 1, -3 dB point, NOTE 7	10.8	12	13.2	MHz
	BANDW	BANDWIDTH = min			7.3	8.2	9.1	
Differential 1 of frequency	GAIN = 0	GAIN = 0		FILPASS = 0, -3 dB point, NOTE 7	-10	0	10	MHz
characteristic among 3 outputs	GAIN =	1	fdg6	THE AGG = 0, -3 db point, NOTE 7	-10	0	10	IVII7Z
Differential 2 of	BANDW	IDTH = max	fdHmax		-0.90	0	0.90	
frequency characteristic	BANDW	IDTH = cnt	fdHcnt	FILPASS = 1, f0 SW = 1, -3 dB point, NOTE 7	-0.54	0	0.54	MHz
among 3 outputs	BANDW	IDTH = min	fdHmin		-0.18	0	0.18	
Differential 3 of	BANDW	IDTH = max	fdHmax		-1.30	0	1.30	
frequency characteristic	BANDW	IDTH = cnt	fdHcnt	FILPASS = 1, f0 SW = 0, -3 dB point, NOTE 7	-1.05	0	1.05	MHz
among 3 outputs	BANDW	IDTH = min	fdHmin		-0.70	0	0.70	
I/O delay time 1	GAIN = ()	Tdg0	FILPASS = 0, 1 MHz, NOTE 7	_	5	10	ns
1/O delay time 1	GAIN = 1	1	Tdg6	TIEL AGG = 0, TIMILE, NOTE 7	_	5	10	113
	BANDW	IDTH = max	TdLmax		18	23	28	
I/O delay time 2	BANDW	IDTH = cnt	TdLcnt	FILPASS = 1, GAIN = 0, f0 SW = 1, 1 MHz, NOTE 7	29	34	39	ns
	BANDW	IDTH = min	TdLmin		85	95	105	
	BANDW	IDTH = max	TdHmax	511 BAGG A GANA G GOVA G	10	15	20	
I/O delay time 3	BANDW	IDTH = cnt	TdHcnt	FILPASS = 1, GAIN = 0, f0 SW = 0, 1 MHz, NOTE 7	15	20	25	ns
	BANDW	IDTH = min	TdHmin		22	27	32	
	BANDW	IDTH = max	TdhfLmax	511 B 4 0 0 1 0 4 11 1 5 15 5 11 1	35	40	45	ns
I/O delay time 4	BANDW	IDTH = cnt	TdhfLcnt	FILPASS = 1, GAIN = 0, f0 SW = 1, fc HALF = 1, 1 MHz, NOTE 7	58	65	72	
	BANDW	IDTH = min	TdhfLmin		170	190	210	

www.DataSheet4U.c

Characteristic		Symbol	Test Conditions	Min	Тур.	Max	Unit
	BANDWIDTH = max	TdhfHmax		22	27	32	ns
I/O delay time 5	BANDWIDTH = cnt	TdhfHcnt	FILPASS = 1, GAIN = 0, f0 SW = 0, fc HALF = 1, 1 MHz, NOTE 7	29	34	39	
	BANDWIDTH = min	TdhfHmin		45	50	55	
Differential 1 of	GAIN = 0	Tddg0	FILDAGO - O AMUS NOTE 7	-10	0	10	ns
delay time among 3 outputs	GAIN = 1	Tddg6	FILPASS = 0, 1 MHz, NOTE 7	-10	0	10	
Differential 2 of	BANDWIDTH = max	TddHmax	FILPASS = 1, f0 SW = 1, 1 MHz, NOTE 7	-10	0	10	ns
delay time among 3 outputs	BANDWIDTH = cnt	TddHcnt		-10	0	10	
	BANDWIDTH = min	TddHmin		-10	0	10	
Differential 3 of	BANDWIDTH = max	TddHmax	FILPASS = 1, f0 SW = 0, fc HALF = 1, 1 MHz, NOTE 7	0	10	20	ns
delay time between Y and	BANDWIDTH = cnt	TddHcnt		10	20	30	
Cb/Cr outputs	BANDWIDTH = min	TddHmin	, ,	35	45	55	
Differential 4 of	BANDWIDTH = max	TddHmax	FILPASS = 1, f0 SW = 0, fc HALF = 1, 1 MHz, NOTE 7	-10	0	10	ns
delay time between Cb and Cr outputs	BANDWIDTH = cnt	TddHcnt		-10	0	10	
	BANDWIDTH = min	TddHmin		-10	0	10	
Mute mode attenuation		Gmute	30 MHz sin wave input, NOTE 7	_	_	-50	dB
Crosstalk among inputs		Gcrs	30 MHz sin wave input, NOTE 7	_	_	-50	dB

NOTE 7: This parameter is not tested during production and is provided only as information to assist the design of applications.

Synchronization Block (Test condition: A-SYNC = 1 (ON))

Characteristic		Symbol	Test Conditions	Min	Тур	Max	Unit	
		-0-/00	VsepL1	HV-SEP = 0, 286 mVp-p sync, NOTE 7	24	28	32	0/
		525/60i	VsepH1	HV-SEP = 1, 286 mVp-p sync, NOTE 7	27	31	35	%
H/V-sync separatio	n lovol	1125/60i	VsepL2	HV-SEP = 0, 0.3 Vp-p sync, NOTE 7	30	34	38	%
11/ V-Sylic Separatio	II IEVEI	1125/601	VsepH2	HV-SEP = 1, 0.3 Vp-p sync, NOTE 7	40	44	48	
			VsepL3	HV-SEP = 0, VGA-SEP = 1, 0.3 Vp-p sync, NOTE 7	14	18	22	%
		SVGA/60	VsepH3	HV-SEP = 1, VGA-SEP = 1, 0.3 Vp-p sync, NOTE 7	16	20	24	
Threshold amplitude for HD input		VthHD	SYNC SW = 100	8.0	_	_	Vp-p	
Threshold amplitud	Threshold amplitude for VD input		VthVDn	SYNC SW = 100	0.9	_		Vp-p
HD-OUT voltage		VhdH	High level	3.2	3.4	3.5	V	
			VhdL	Low level	_	0.1	0.4	V
HD-OUT width		Thdw0	HD WIDTH = 0	1.55	1.65	1.75	us	
		Thdw1	HD WIDTH = 1	0.55	0.65	0.75	us	
HD-OUT phase	H sync	-in to HD-out	Thdp1	SYNC-SW = 000, 1125/60p input	130	150	170	ns
	HD-in to HD-out		Thdp2	SYNC-SW = 100, NOTE 7	23	28	32	ns


Characteristic		Symbol	Test Conditions	Min	Тур.	Max	Unit	
VD-OUT voltage		VvdH	High level	3.2	3.4	3.5	V	
		VvdL	Low level	_	0.1	0.4	V	
	Sync s	ер	Tvdws	Separated VD-OUT	_	290	_	us
	1250i (ODD	Tvdwodd	When 1250i input	_	285	_	us
VD-OUT width	1250i E	EVEN	Tvdweven		_	270	_	
	Free-ru	ın 1	Tvdwfi	Free-run VD-OUT in interlace mode	_	4	_	
	Free-ru	ın 2	Tvdwfp	Free-run VD-OUT in progressive mode	_	8	_	Н
			Tvdp1	625/50i input	0.15	0.20	0.26	
			Tvdp2	525/60i input	0.15	0.20	0.26	
			Tvdp3	625/50p input	0.15	0.20	0.26	
	V sync-in to VD-out		Tvdp4	525/60p input	0.15	0.20	0.26	н
			Tvdp5	1125/50i input	0.15	0.20	0.26	
			Tvdp6	1125/60i input	0.15	0.20	0.26	
			Tvdp7	750/50p input	0.15	0.20	0.26	
			Tvdp8	750/60p input	0.15	0.20	0.26	
VD-OUT phase			Tvdp9	1125/50p input	0.10	0.15	0.20	
			Tvdp10	1125/60p input	0.15	0.20	0.26	
			Tvdp11	VGA/60 input	0.15	0.20	0.26	
			Tvdp12	SVGA/60 input	0.15	0.20	0.26	
			Tvdp13	XGA input	0.15	0.20	0.26	
			Tvdp14	SXGA input	0.15	0.20	0.26	
			Tvdp15	UXGA input	0.15	0.20	0.26	
	H sync-in to VD-out		Tvdp16	1250/50i input, H sync-in to VD-out	330	340	350	ns
VD-in to VD-out		Tvdp17	SYNC-SW=100, NOTE 7	23	28	32	ns	
	Minimum amplitude for suppressed V-sync to separate HV-SEP = 0 HV-SEP = 1		VsupvL	Suppressed H/V-sync input, without picture, NOTE 7	_	_	52	- %
			VsupvH			_	48	
OVAIG OUT. "	SYNC-OUT voltage		VsoH	High level	3.2	3.4	3.5	V
STING—OUT VOITAG			VsoL	Low level	_	0.1	0.4	

ww.DataSheet4U.con

Characteristic		Symbol	Test Conditions	Min	Тур.	Max	Unit
		fh156	HV FREQ = 0000, S MODE = 1	_	15.564		kHz
		fh157	HV FREQ = 0001, S MODE = 1	_	15.701	_	
		fh312	HV FREQ = 0010, S MODE = 1	_	31.401	_	
		fh315	HV FREQ = 0011, S MODE = 1	_	31.401	_	
		fh281	HV FREQ = 0100, S MODE = 1	_	27.966	_	
		fh337	HV FREQ = 0101, S MODE = 1	_	33.771	_	
Dummy HD-OUT frequency		fh375	HV FREQ = 0110, S MODE = 1	_	37.288	_	
		fh450	HV FREQ = 0111, S MODE = 1	_	44.746	_	
		fh1250	HV FREQ = 1000, S MODE = 1	_	31.401	_	
		fh379	HV FREQ = 1001, S MODE = 1	_	37.288	_	
		fh640	HV FREQ = 1010, S MODE = 1	_	63.923	_	
		fh750	HV FREQ = 1011, S MODE = 1	_	74.577	_	
		fh562	HV FREQ = 1100, S MODE = 1	_	55.932	_	
		fv625i	HV FREQ = 0000, S MODE = 1	_	312.5	_	
		fv525i	HV FREQ = 0001, S MODE = 1	_	262.5	_	Н
		fv625p	HV FREQ = 0010, S MODE = 1	_	625	_	
		fv525p	HV FREQ = 0011, S MODE = 1	_	525	_	
		fv1125i5	HV FREQ = 0100, S MODE = 1	_	562.5	_	
		fv1125i6	HV FREQ = 0101, S MODE = 1	_	562.5	_	
		fv750p5	HV FREQ = 0110, S MODE = 1	_	750	_	
Dummy VD-OUT frequency		fv750p6	HV FREQ = 0111, S MODE = 1	_	750	_	
		fv1250iO	HV FREQ = 1000, S MODE = 1, ODD	_	624.5	_	
		fv1250iE	HV FREQ = 1000, S MODE = 1, EVEN	_	625.5	_	
		fvsvga	HV FREQ = 1001, S MODE = 1	_	628	_	
		fvsxga	HV FREQ = 1010, S MODE = 1	_	1066	_	
		fvuxga	HV FREQ = 1011, S MODE = 1	_	1250	_	
		fv1125p5	HV FREQ = 1100, S MODE = 1	_	1125	_	
VD PHS delay phase	others	Tvdphs1	No input, S MODE = 1, VD PHS = 1	0.15	0.2	0.26	- H
VD I 113 delay phase	1125/50p	Tvdphs2	140 mput, 3 MODE = 1, VD 1 113 = 1	0.1	0.15	0.2	11
LINE1 detection threshold	L⇔M	VIn1LM	Pin 6, 15	0.8	1.0	1.2	-
LINE I detection timeshold	M⇔H	VIn1MH	11 111 0, 13	2.8	3.0	3.2	
LINE2 detection threshold L⇔H		VIn2LH	Pin 4, 13	0.8	1.0	1.2	V
LINE3 detection threshold	L⇔M	Vln3LM	Pin 2, 11	0.8	1.0	1.2	
	M⇔H	VIn3MH	,	2.8	3.0	3.2	
SW LINE detection threshold L⇔H		VInsLH	Pin 9, 48	0.8	1.0	1.2	
Input impedance of LINE input pin		Zline	Pin 2,4,6,9,11,13,15,48, NOTE 7	120	150	_	kΩ
DAC1,2 output voltage		VdacH	High level	4.8	5.0	_	
		VdacL	Low level	_	0.2	0.4	
Test mode threshold voltage		Vontest	Pin 45, turned-on voltage for test mode	3.6	_	_	V


MAN DataSheet411 co

Test circuit



Components in the test circuits are only used to obtain and confirm the device characteristics. These components and circuits do not warrant to prevent the application equipment from malfunction or failure.

Application circuit 1 (TB1305FG: typical values)




Input video signals, which are driven with low impedance.

The application circuits shown in this document are examples provided for reference purposes only. Thorough evaluation is required in the mass production design phase.

By furnishing these examples of application circuits, Toshiba does not grant the use of any industrial property rights.

Application circuit 2 (TB1308FG: typical values)



Input video signals, which are driven with low impedance.


The application circuits shown in this document are examples provided for reference purposes only. Thorough evaluation is required in the mass production design phase.

By furnishing these examples of application circuits, Toshiba does not grant the use of any industrial property rights.



Application circuit 3 (system configuration)


(1) For non-standard signals such as CVBS, YC (S-video), 525i, 625i or so.



The TB1305FG and TB1308FG cannot be used for non-standard signals such as weak strength signals, ghost signals and so on. Therefore, these signals should be dealt with through the use of another device such as a color-decoder which is capable of handling these signals. In such cases, the signal switcher and the video circuits of the TB1305FG and TB1308FG can be used.

The TB1305FG and TB1308FG cannot distinguish between component and RGB video. The different kinds of input signal should be separated through the use of different signal-specific input pins; for example, specific-purpose pins for RGB video input only or component video input only.

(2) For standard component video (SMPTE STANDARD) and standard RGB video (VESA STANDARD)




The TB1305FG and TB1308FG can detect a format type for standard signal inputs.

The application circuits shown in this document are examples provided for reference purposes only. Thorough evaluation is required in the mass production design phase.


By furnishing these examples of application circuits, Toshiba does not grant the use of any industrial property rights.

Package dimensions

P-QFP48-1014-0.80 Unit: mm



0. 1-28 15 3. 15MAX



Weight: 0.83 g (typ.)



Appendix: Comparison Table of the Family

1) Pin functions

Pin No.	TB1305FG	TB1308FG
Pin 38	NC	SYNC3-IN
Pin 39	NC	Y3/G3-IN
Pin 41	NC	Cb3/B3-IN
Pin 43	NC	Cr3/R3-IN

2) Write BUS functions

Name	Data	TB1305FG	TB1308FG
YCbCr SW	11	Not available	Y3/Cb3/Cr3
	010	Not available	SYNC3
SYNC SW	110	HD1/VD1/Not available	HD1/VD1/SYNC3
	111	HD2/VD2/Not available	HD2/VD2/SYNC3

3) Read BUS functions

Name	TB1305FG	TB1308FG		
VERSION	00: TB1305FG	01: TB1308FG		

About solderability, following conditions were confirmed

- Solderability
 - (1) Use of Sn-37Pb solder Bath
 - · solder bath temperature = 230°C
 - · dipping time = 5 seconds
 - · the number of times = once
 - · use of R-type flux
 - (2) Use of Sn-3.0Ag-0.5Cu solder Bath
 - · solder bath temperature = 245°C
 - · dipping time = 5 seconds
 - · the number of times = once
 - · use of R-type flux

www.DataSheet4U.com

RESTRICTIONS ON PRODUCT USE

- The information contained herein is subject to change without notice. 021023 D
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor
 devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical
 stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of
 safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of
 such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as
 - In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023_A
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023_B
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106_Q
- The information contained herein is presented only as a guide for the applications of our products. No
 responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which
 may result from its use. No license is granted by implication or otherwise under any patents or other rights of
 TOSHIBA or the third parties.
- Please use this product in compliance with all applicable laws and regulations that regulate the inclusion or use
 of controlled substances. Toshiba assumes no liability for damage or losses occurring as a result of
 noncompliance with applicable laws and regulations.
- The products described in this document are subject to the foreign exchange and foreign trade control laws.