PRELIMINARY DATA SHEET



MC-2311100

MCP (MULTI-CHIP PACKAGE) MOBILE SPECIFIED RAM AND SRAM 16M-BIT CMOS MOBILE SPECIFIED RAM AND 4M-BIT CMOS SRAM

Description

The MC-2311100 is a stacked type MCP (Multi-Chip Package) of 16,777,216 bits (1,048,576 words by 16 bits) Mobile specified RAM and 4,194,304 bits (BYTE mode : 524,288 words by 8 bits, WORD mode : 262,144 words by 16 bits) SRAM.

The MC-2311100 is packaged in a 61-pin TAPE FBGA.

General Features

• Supply voltage : Vccm / Vccs = 2.6 to 3.0 V

• Wide operating temperature : $T_A = -20$ to +70 °C

Output Enable input for easy application

• Byte data control : /LB (I/O0 to I/O7), /UB (I/O8 to I/O15)

Mobile specified RAM Features

• Memory organization: 1,048,576 words by 16 bits

• Fast access time : tAA = 80, 90, 100 ns (MAX.)

• Supply current : At operating : 35 mA (MAX.)

At Standby Mode 1 : 100 μ A (MAX.) Normal standby (Memory cell data hold valid)

At Standby Mode 2 : 10 μ A (MAX.) Memory cell data hold invalid

Chip Enable inputs : /CEmStandby Mode input : MODE

SRAM Features

• Memory organization : 524,288 words × 8 bits (BYTE mode)

262,144 words × 16 bits (WORD mode)

• Fast access time : taa = 70 ns (MAX.)

• Supply current : At operating : 40 mA (MAX.)

At Standby Mode : 7 μ A (MAX.)

• Low Vcc data retention: 1.0 V (MIN.)

• Two Chip Enable inputs: /CE1s, CE2s

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.



Ordering Information

Part number	Access time	ns (MAX.)	Package
	Mobile specified RAM		
MC-2311100F9-B80-BQ1	80	70	61-pin TAPE FBGA (9 × 7)
MC-2311100F9-B90-BQ1 ^{Note}	90	70	
MC-2311100F9-B10-BQ1	100	70	

Note Under development

Pin Configuration

/xxx indicates active low signal.

61-pin TAPE FBGA (9 \times 7)

Top View Bottom View 000000 8 000000 7 0000000 6 000000000 0000000 5 000 000 4 000 000 3 0000000 2 0000000 1 0000000 ABCDEFGHJK KJHGFEDCBA

Top View
E F G

	A	В	С	D	E	F	G	Н	J	K
8	NC		A15	NC	Vss	A16	NC	Vss		NC
7		A11	A12	A13	A14	SA	I/O15	1/07	I/O14	
6		A8	A19	A9	A10	1/06	I/O13	I/O12	I/O5	
5		/WE	MODE	NC			I/O4	Vccm	CIOs	
4		NC	CE2	NC			I/O3	Vccs	I/O11	
3		/LB	/UB	A18	A17	I/O1	I/O9	I/O10	I/O2	
2		A7	A6	A5	A4	Vss	/OE	I/O0	I/O8	
1	NC		А3	A2	A1	A0	/CE1s	/CEm	NC	NC

Common Pins

A0 - A19 : Address inputs I/O0 - I/O15 : Data inputs / outputs /OE : Output Enable

/OE : Output Enable
/WE : Write Enable

/LB, /UB : Byte data select

Vss : Ground NC No Connection

Mobile specified RAM Pins

/CEm : Chip Enable

MODE : Standby mode select

Vccm : Supply Voltage

SRAM Pins

/CE1s : Chip Enable CE2s : Chip Enable

SA : Address input (A18)


CIOs : Selects 8-bit or 16-bit mode

Vccs : Supply Voltage

Note Some signals can be applied because this pin is not internally connected.

Remark Refer to 5. Package Drawing for the index mark.

Block Diagram



CONTENTS

1.	Bus Operations	6
2.	Mobile specified RAM	7
	2.1 Initialization	7
	2.2 Standby Mode	8
	2.2.1 Standby Mode State Machine	8
3.	Electrical Specifications	9
4.	Timing Charts	19
5.	Package Drawing	42
6.	Recommended Soldering Conditions	43



1. Bus Operations

Table 1-1. Bus Operations

Operation		Mobile s	-		SRAM				(Commor	1	
		/CS	MODE	/CE1	CE2	CIOs	/OE	/WE	/LB	/UB	I/O0 to I/O7	I/O8 to I/O15
Full standby	Standby Mode1	Н	Н	Н	х	х	х	х	х	х	Hi-Z	Hi-Z
				х	L							
	Standby Mode2		L	Н	х							
				х	L							
Output disable		L	Н	L	Н	х	Н	Н	х	х		
Mobile specified	RAM	/CS	MODE	/CE1	CE2	CIOs	/OE	/WE	/LB	/UB	I/O0 to I/O7	I/O8 to I/O15
WORD Read	(1M x 16)	L	Н	Note1		х	L	Н	L	L	D оит	D оит
	Lower byte read								L	Н	D оит	Hi-Z
	Upper byte read								Н	L	Hi-Z	DOUT
Output disable									Н	Н	Hi-Z	Hi-Z
WORD Write	(1M x 16)						х	L	L	L	Din	Din
	Lower byte write								L	Н	Din	Hi-Z
	Upper byte write								Н	L	Hi-Z	Din
Write impossible	Э								Н	Н	Hi-Z	Hi-Z
SRAM		/CS	MODE	/CE1	CE2	CIOs	/OE	/WE	/LB	/UB	I/O0 to I/O7	I/O8 to I/O15
BYTE Read	(512K x 8)	Note2		L	Н	L	L	Н	L	L	D оит	Hi-Z
WORD Read	(256K x 16)					Н			L	L	D оит	D оит
	Lower byte read								L	Н	D оит	Hi-Z
	Upper byte read								Н	L	Hi-Z	D оит
Output disable		L	Н	х	х	х	х	х	Н	Н	Hi-Z	Hi-Z
BYTE Write	(512K x 8)	Note2		L	Н	L	х	L	L	L	Din	Hi-Z
WORD Write	(256K x 16)					Н			L	L	Din	Din
	Lower byte write								L	Н	Din	Hi-Z
	Upper byte write								Н	L	Hi-Z	Din

Caution Other operations except for indicated in this table are inhibited.

Notes 1. SRAM should be Standby.

2. Mobile specified RAM should be Standby.

Remarks 1. $H: V_{IH}, L: V_{IL}, \times: V_{IH} \text{ or } V_{IL}$

2. MODE pin must be fixed to H during active operation.



2. Mobile specified RAM

2.1 Initialization

The MC-2311100 is initialized in the power-on sequence according to the following.

- (1) To stabilize internal circuits, before turning on the power, a 200 μ s or longer wait time must precede any signal toggling.
- (2) After the wait time, read operation must be performed at least 8 times. After that, it can be normal operation.




Figure 2-1. Initialization Timing Chart

Cautions 1. Following power application, make MODE and /CEm high level during the wait time interval.

- 2. Following power application, make MODE high level during the wait time and eight read operations.
- 3. The read operation must satisfy the specs described on page 14 (Read Cycle (Mobile specified RAM)).
- 4. The address is don't care (V_{IH} or V_{IL}) during read operation.
- 5. Read operation must be executed with toggled the /CEm pin.
- 6. To prevent bus contention, it is recommended to set /OE to high level. However, do not input data to the I/O pins if /OE is low level during a read operation.

2.2 Standby Mode

Standby Mode 1 and Standby Mode 2 differ as shown below.

Table 2-1. Standby Mode Characteristics

Standby Mode	Memory Cell Data Hold	Standby Supply Current (μA)
Mode 1	Valid	100 (Is _{B1})
Mode 2	Invalid	10 (Is _{B2})

2.2.1 Standby Mode State Machine

(1) From Active

To shift from this state to Standby Mode 1, change /CEm from V_{IL} to V_{IH}.

To shift from this state to Standby Mode 2, change /CEm from V_{IL} to V_I and change MODE from V_I to V_I.

(2) From Standby Mode 1

To shift from this state to Active, change /CEm from VIH to VIL.

To shift from this state to Standby Mode 2, change MODE from V_{IH} to V_{IL} .

(3) From Standby Mode 2


When shifting from this state to the Active state or to Standby Mode 1, it is necessary to set MODE to V_{IH} and perform a Dummy Read operation 8 times after waiting for 200 μ s, in the same way as at power application.

Refer to Figure 4-16. Standby Mode 2 entry and recovery Timing Chart (Mobile specified RAM).

After shifting to Active state, change /CEm to VIL.

After shifting to Standby Mode 1, do not change either MODE or /CEm.

Figure 2-2. Standby Mode State Machine





3. Electrical Specifications

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	Vccm	with respect to Vss	-0.5 ^{Note} to +4.0	V
	Vccs	with respect to Vss	-0.5 to +4.0	
Input / Output voltage	VT	with respect to Vss	-0.5 Note to Vccm, Vccs + 0.4 (4.0 V MAX.)	V
Ambient operation temperature	TA		-20 to +70	°C
Storage temperature	T _{stg}		-55 to +125	°C

Note -1.0 V (MIN.) (Pulse width $\leq 30 \text{ ns}$)

Caution Exposing the device to stress above those listed in Absolute Maximum Rating could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Common

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	Vccm, Vccs		2.6		3.0	V
Ambient operation temperature	TA		-20		+70	°C

Mobile specified RAM

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
High level input voltage	VIH		Vccm x 0.8		Vccm + 0.3	V
Low level input voltage	VIL		-0.3 Note		Vccm x 0.2	V

Note -0.5 V (MIN.) (Pulse width $\leq 30 \text{ ns}$)

SRAM

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
High level input voltage	VIH		2.4		Vccs + 0.4	V
Low level input voltage	VIL		-0.3 Note		+0.5	V

Note -0.5 V (MIN.) (Pulse width $\leq 30 \text{ ns}$)

Capacitance (T_A = 25 °C, f = 1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	Cin	Vin = 0 V			TBD	pF
Output capacitance	Соит	Vout = 0 V			TBD	pF

Remarks 1. VIN: Input voltage, Vout: Output voltage

2. These parameters are not 100% tested.



DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

Mobile specified RAM

Para	meter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input leakage	current	lu	V _{IN} = 0 V to V _{CC} m	-1.0		+1.0	μΑ
I/O leakage current		Іьо	V _{I/O} = 0 V to V _{CCM} , /CEm = V _{IH} or	-1.0		+1.0	μΑ
			/WE = V _{IL} or /OE = V _{IH}				
Operating supply	Operating supply current		/CEm = V _{IL} , Minimum cycle time, I _{I/O} = 0 mA			35	mA
Standby supply	Standby Mode 1	I _{SB1}	/CEm ≥ Vccm - 0.2 V, MODE ≥ Vccm - 0.2 V			100	μΑ
current	Standby Mode 2	I _{SB2}	/CEm ≥ Vccm - 0.2 V, MODE ≤ 0.2 V			10	
High level output	voltage	Vон	Iон = -0.5 mA	$Vccm \times 0.8$			
Low level output	voltage	Vol	IoL = 1 mA			V ccm \times 0.2	V

SRAM

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input leakage current	lu	V _{IN} = 0 V to V _{CCS}	-1.0		+1.0	μΑ
I/O leakage current	Іьо	V _I /O = 0 V to Vccs, /CE1s = V _I H or	-1.0		+1.0	μΑ
		CE2s = V _{IL} or /WE = V _{IL} or /OE = V _{IH}				
Operating supply current	ICCA1	/CE1s = V _{IL} , CE2s = V _{IH} ,		_	40	mA
		I _{VO} = 0 mA, Minimum cycle time				
	ICCA2	/CE1s = V _{IL} , CE2s = V _{IH} ,		_	10	
		I _{I/O} = 0 mA, Cycle time = ∞				
	Іссаз	/CE1s ≤ 0.2 V, CE2s ≥ Vccs - 0.2 V,		_	8	
		$I_{VO} = 0$ mA, Cycle time = 1 μ s				
		$V_{\text{IH}} \geq V_{\text{CCS}} - 0.2 \; \text{V}, \; V_{\text{IL}} \leq 0.2 \; \text{V}$				
Standby supply current	Isa	/CE1s = V _{IH} or CE2s = V _{IL} or /LB = /UB = V _{IH}		_	0.6	mA
	I _{SB1}	/CE1s ≥ Vccs - 0.2 V, CE2s ≥ Vccs - 0.2 V		0.5	7	μΑ
	I _{SB2}	CE2s ≤ 0.2 V		0.5	7	
	I _{SB3}	/LB = /UB ≥ Vccs - 0.2 V, /CE1s ≤ 0.2 V,		0.5	7	
		CE2s ≥ Vccs - 0.2 V				
High level output voltage	Vон	Iон = -0.5 mA	2.4			V
Low level output voltage	Vol	IoL = 1.0 mA			0.4	V

Remarks 1. VIN: Input voltage

Vi/o: Input / Output voltage

2. These DC characteristics are in common regardless products classification.




AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)


AC Test Conditions

Mobile specified RAM

Input Waveform (Rise and Fall Time ≤ 5 ns)



Output Waveform




Output Load

AC characteristics directed with the note should be measured with the output load shown in Figure.

CL: 50 pF


5 pF (tcLz, toLz, tBLz, tCHz, tOHz, tBHz, tWHz, toW)






SRAM

Input Waveform (Rise and Fall Time ≤ 5 ns)



Output Waveform



Output Load

1 TTL + 50 pF



/CEm, /CEs Timing

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit	Note
/CEm, /CEs recover time	tccr		0			ns	

Read Cycle (Mobile specified RAM)

Parameter	Symbol	MC-2311	1100-B80	MC-2311	1100-B90	MC-2311	1100-B10	Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read cycle time	trc	80	10,000	90	10,000	110	10,000	ns	1
Identical address read cycle time	t _{RC1}	80	10,000	90	10,000	110	10,000	ns	2
Address skew time	tskew		10		15		20	ns	3
/CEm pulse width	tcp	10		10		10		ns	
Address access time	t AA		80		90		100	ns	4
/CEm access time	tacs		80		90		100	ns	
/OE to output valid	toe		35		40		50	ns	5
/LB, /UB to output valid	t BA		35		40		50	ns	
Output hold from address change	tон	10		10		10		ns	
/CEm to output in low impedance	tcLZ	10		10		10		ns	
/OE to output in low impedance	tolz	5		5		5		ns	
/LB, /UB to output in low impedance	t BLZ	5		5		5		ns	
/CEm to output in high impedance	t cHZ		25		25		25	ns	
/OE to output in high impedance	t oнz		25		25		25	ns	
/LB, /UB to output in high impedance	t BHZ		25		25		25	ns	

Notes 1. One read cycle (tRC) must satisfy the minimum value (tRC(MIN.)) and maximum value (tRC(MAX.) = $10 \ \mu s$). tRC indicates the time from the /CEm low level input point or address determination point, whichever is later, to the /CEm high level input point or the next address change start point, whichever is earlier. As a result, there are the following four conditions for tRC.

1) Time from address determination point to /CEm high level input point (address access)

2) Time from address determination point to next address change start point (address access)

3) Time from /CEm low level input point to next address change start point (/CEm access)
4) Time from /CEm low level input point to /CEm high level input point (/CEm access)

2. The identical address read cycle time (t_{RC1}) is the cycle time of one read operation when performing continuous read operations toggling /OE , /LB, and /UB with the address fixed and /CEm low level. Perform settings so that the sum (t_{RC1}) of the identical address read cycle times (t_{RC1}) is 10 μ s or less.

- **3.** tskew indicates the following three types of time depending on the condition.
 - 1) When switching /CEm from high level to low level, tskew is the time from the /CEm low level input point until the next address is determined.
 - 2) When switching /CEm from low level to high level, tskew is the time from the address change start point to the /CEm high level input point.
 - 3) When /CEm is fixed to low level, tskew is the time from the address change start point until the next address is determined.

Since specs are defined for tskew only when /CEm is active, tskew is not subject to limitations when /CEm is switched from high level to low level following address determination, or when the address is changed after /CEm is switched from low level to high level.

- **4.** Regarding tax and tacs, only tax is satisfied during address access (refer to 1) and 2) of **Note 1**), and only tacs is satisfied during /CEm access (refer to 3) of **Note 1**).
- 5. Regarding tba and toe, only tba is satisfied if /OE becomes active later than /UB and /LB, and only toe is satisfied if /UB and /LB become active before /OE.



Write Cycle (Mobile specified RAM)

Parameter	Symbol	MC-231	1100-B80	MC-231	1100-B90	MC-231	1100-B10	Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Write cycle time	twc	80	10,000	90	10,000	110	10,000	ns	1
Identical address write cycle time	twc1	80	10,000	90	10,000	110	10,000	ns	2
Address skew time	tskew		10		15		20	ns	3
/CEm to end of write	tcw	40		50		60		ns	4
/LB, /UB to end of write	tвw	30		35		40		ns	
Address valid to end of write	taw	35		45		55		ns	
Write pulse width	twp	30		35		40		ns	
Write recovery time	twr	20		20		20		ns	5
/CEm pulse width	tcp	10		10		10		ns	
Address setup time	tas	0		0		0		ns	
Byte write hold time	tвwн	20		20		20		ns	
Data valid to end of write	tow	20		25		30		ns	
Data hold time	tон	0		0		0		ns	
/OE to output in low impedance	tolz	5		5		5		ns	
/WE to output in high impedance	twнz		25		25		25	ns	
/OE to output in high impedance	tонz		25		25		25	ns	
Output active from end of write	tow	5		5		5		ns	

Notes 1. One write cycle (twc) must satisfy the minimum value (twc(MIN.)) and the maximum value (twc(MAX.) = $10 \mu s$). two indicates the time from the /CEm low level input point or address determination point, whichever is after, to the /CEm high level input point or the next address change start point, whichever is earlier. As a result, there are the following four conditions for two.

- 1) Time from address determination point to /CEm high level input point
- 2) Time from address determination point to next address change start point
- 3) Time from /CEm low level input point to next address change start point
- 4) Time from /CEm low level input point to /CEm high level input point
- 2. The identical address read cycle time (twc1) is the cycle time of one write cycle when performing continuous write operations with the address fixed and /CEm low level, changing /LB and /UB at the same time, and toggling /WE, as well as when performing a continuous write toggling /LB and /UB. Make settings so that the sum (twc) of the identical address write cycle times (twc1) is 10 μs or less.
- 3. tskew indicates the following three types of time depending on the condition.
 - 1) When switching /CEm from high level to low level, tskew is the time from the /CEm low level input point until the next address is determined.
 - 2) When switching /CEm from low level to high level, tskew is the time from the address change start point to the /CEm high level input point.
 - 3) When /CEm is fixed to low level, tskew is the time from the address change start point until the next address is determined.

Since specs are defined for tskew only when /CEm is active, tskew is not subject to limitations when /CEm is switched from high level to low level following address determination, or when the address is changed after /CEm is switched from low level to high level.

4. Definition of write start and write end

	/CEm	/WE	/LB, /UB	Status
Write start pattern 1	H to L	L	L	If /WE, /LB, /UB are low level, time when /CEm changes
				from high level to low level
Write start pattern 2	L	H to L	L	If /CEm, /LB, /UB are low level, time when /WE changes
				from high level to low level
Write start pattern 3	L	L	H to L	If /CEm, /WE are low level, time when /LB or /UB
				changes from high level to low level
Write end pattern 1	L	L to H	L	If /CEm, /WE, /LB, /UB are low level, time when /WE
				changes from low level to high level
Write end pattern 2	L	L	L to H	When /CEm, /WE, /LB, /UB are low level, time when
				/LB or /UB changes from low level to high level

- **5.** Definition of write end recovery time (twr)
 - 1) Time from write end to address change start point, or from write end to /CEm high level input point
 - 2) When /CEm, /LB, /UB are low level and continuously written to the identical address, time from /WE high level input point to /WE low level input point
 - 3) When /CEm, /WE are low level and continuously written to the identical address, time from /LB or /UB high level input point, whichever is later, to /LB or /UB low level input point, whichever is earlier.
 - 4) When /CEm is low level and continuously written to the identical address, time from write end to point at which /WE, /LB, or /UB starts to change from high level to low level, whichever is earliest.

Read Write Cycle (Mobile specified RAM)

Parameter	Symbol	MC-2311100-B80		MC-2311100-B90		MC-2311100-B10		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read write cycle time	trwc		10,000		10,000		10,000	ns	1, 2
Byte write setup time	t BWS	20		20		20		ns	
Byte read setup time	t BRS	20		20		20		ns	

- **Notes 1.** Make settings so that the sum (trwc) of the identical address read cycle time (trc1) and the identical address write cycle time (twc1) is 10 μs or less when a write is performed at the identical address using /UB following a read using /LB with /CEm low level, or when a write is performed using /LB following a read using /UB.
 - 2. Make settings so that the sum (t_{RWC}) of the identical address read cycle time (t_{RC1}) and the identical address write cycle time (t_{WC1}) is 10 μs or less when a read is performed at the identical address using /UB following a write using /LB with /CEm low level, or when a read is performed using /LB following a write using /UB.



Read Cycle (SRAM)

Parameter	Symbol	MC-2311100-B80, B90, B10		Unit	Notes
		MIN.	MAX.		
Read cycle time	trc	70		ns	
Address access time	t AA		70	ns	1
/CE1s access time	t co1		70	ns	
CE2s access time	t co2		70	ns	
/OE to output valid	toe		35	ns	
/LB, /UB to output valid	t BA		70	ns	
Output hold from address change	tон	10		ns	
/CE1s to output in low impedance	t _{LZ1}	10		ns	2
CE2s to output in low impedance	t _{LZ2}	10		ns	
/OE to output in low impedance	tolz	0		ns	
/LB, /UB to output in low impedance	t BLZ	10		ns	
/CE1s to output in high impedance	t _{HZ1}		25	ns	
CE2s to output in high impedance	t _{HZ2}		25	ns	
/OE to output in high impedance	tонz		25	ns	
/LB, /UB to output in high impedance	tвнz		25	ns	

Notes 1. The output load is 1TTL + 50 pF.

2. The output load is 1TTL + 5 pF.

Write Cycle (SRAM)

Parameter	Symbol	MC-2311100-B80, B90, B10		Unit	Note
		MIN.	MAX.		
Write cycle time	twc	70		ns	
/CE1s to end of write	tcw1	55		ns	
CE2s to end of write	tcw2	55		ns	
/LB, /UB to end of write	t _{BW}	55		ns	
Address valid to end of write	taw	55		ns	
Address setup time	t as	0		ns	
Write pulse width	t wp	50		ns	
Write recovery time	t wr	0		ns	
Data valid to end of write	tow	30		ns	
Data hold time	t DH	0		ns	
/WE to output in high impedance	twнz		25	ns	1
Output active from end of write	tow	5		ns	

Note 1. The output load is 1TTL + 50 pF.




Low Vcc Data Retention Characteristics ($T_A = -20 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Test Condition	MC-2311100-B80, B90, B10		Unit	
			MIN.	TYP.	MAX.	
Data retention supply voltage	Vccdr1	/CE1s ≥ Vccs - 0.2 V,CE2s ≥ Vccs - 0.2 V	1.0		3.6	V
	Vccdr2	CE2s ≤ 0.2 V	1.0		3.6	
	Vccdr3	/LB = /UB ≥ Vccs - 0.2 V,	1.0		3.6	
		/CE1s ≤ 0.2 V, CE2s ≥ Vccs - 0.2 V				
Data retention supply current	Iccdr1	Vccs = 1.5 V, /CE1s ≥ Vccs - 0.2 V,		0.3	3.0	μΑ
		CE2s ≥ Vccs - 0.2 V or CE2s ≤ 0.2 V				
	Iccdr2	Vccs = 1.5 V, CE2s ≤ 0.2 V		0.3	3.0	
	ICCDR3	Vccs = 1.5 V, /LB = /UB ≥ Vccs - 0.2 V,		0.3	3.0	
		/CE1s ≤ 0.2 V, CE2s ≥ Vccs - 0.2 V				
Chip deselection to data retention mode	tcdr		0			ns
Operation recovery time	t R		t _{RC} Note			ns

 $\textbf{Note} \quad t_{\text{RC}} : \text{Read cycle time}$

4. Timing Charts

Figure 4-1. Alternating Mobile specified RAM to SRAM Timing Chart



19






Figure 4-2. Read Cycle Timing Chart 1 (Mobile specified RAM)




Caution If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the read cycle time (trc), none of the data can be guaranteed.


Figure 4-3 Read Cycle Timing Chart 2 (Mobile specified RAM)



Caution If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the read cycle time (trc), none of the data can be guaranteed.

22





Caution If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the read cycle time (trc), none of the data can be guaranteed.



tskew trc tskew Address (Input) t_{RC}1 **t**AA /CEm (Input) toe toe tolz tolz /OE (Input) **t**BA **t**BA **t**BLZ **t**BLZ /LB, /UB (Input) t_{BHZ} Hi-Z Hi-Z Data out Data out I/O (Output)

Figure 4-5. Read Cycle Timing Chart 4 (Mobile specified RAM)

Caution If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the read cycle time (tRc), none of the data can be guaranteed.

Note To perform a continuous read toggling /OE, /UB, and /LB with /CEm low level at an identical address, make settings so that the sum (tRC) of the identical address read cycle times (tRC1) is 10 μ s or less.




Figure 4-6. Write Cycle Timing Chart 1 (Mobile specified RAM)

Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.

Data in

2. Do not input data to the I/O pins while they are in the output state.

tBW

Hi-Z

3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the write cycle time (twc), none of the data can be guaranteed.

Hi-Z

tBW

tow

Data in

Remark Write operation is done during the overlap time of a Low /CEm, /WE, /LB and/or /UB.

/LB, /UB (Input)

I/O (Intput)




Figure 4-7. Write Cycle Timing Chart 2 (Mobile specified RAM)

- Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.
 - 2. Do not input data to the I/O pins while they are in the output state.
 - 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the write cycle time (twc), none of the data can be guaranteed.

Note If /LB and /UB are changed at the same time with /CEm low level and a continuous write operation toggling /WE is performed, make settings so that the sum (twc) of the identical address write cycle time (twc1) is 10 μ s or less.

Remarks 1. Write operation is done during the overlap time of a Low /CEm, /WE, /LB and/or /UB.

2. When /WE is at Low, the I/O pins are always high impedance. When /WE is at High, read operation is executed. Therefore /OE should be at High to make the I/O pins high impedance.

Address (Input) twc twc /CEm (Input) twR /WE (Input) /LB, /UB (Input) tow tрн tow tрн Hi-Z Hi-Z Hi-Z I/O (Intput) Data in Data in Address (Input) twc /CEm (Input) l twr /WE (Input) /LB, /UB (Input) tow tон tow tон Hi-Z Hi-Z Hi-Z I/O (Intput) Data in Data in

Figure 4-8. Write Cycle Timing Chart 3 (/CEm Controlled) (Mobile specified RAM)

- Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.
 - 2. Do not input data to the I/O pins while they are in the output state.
 - 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the write cycle time (twc), none of the data can be guaranteed.

Address (Input) **t**aw /CEm (Input) twp /WE (Input) t_{BW} tas **t**BW twr twR /LB, /UB (Input) tow Hi-Z Hi-Z I/O (Intput) Data in Data in twc Address (Input) /CEm (Input) twp /WE (Input) t_{BW} t_{BW} twR . tas twr /LB, /UB (Input) tow Hi-Z I/O (Intput)

Figure 4-9. Write Cycle Timing Chart 4 (/LB, /UB Controlled 1) (Mobile specified RAM)

Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.

Data in

- 2. Do not input data to the I/O pins while they are in the output state.
- 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the write cycle time (twc), none of the data can be guaranteed.

Remark Write operation is done during the overlap time of a Low /CEm, /WE, /LB and/or /UB.

Data in

tskew tskew Address (Input) twc1 Note /CEm (Input) twr /WE (Input) t_{BW} twr **t**BW twr /LB, /UB (Input) tow tон tон Hi-Z Data in I/O (Intput) Data in

Figure 4-10. Write Cycle Timing Chart 5 (/LB, /UB Controlled 2) (Mobile specified RAM)

- Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.
 - 2. Do not input data to the I/O pins while they are in the output state.
 - 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the write cycle time (twc), none of the data can be guaranteed.

Note If /LB and /UB are changed at the same time with /CEm low level and a continuous write operation toggling /WE is performed, make settings so that the sum (twc) of the identical address write cycle time (twc₁) is 10 μ s or less.



two Address (Input) twc1 /CEm (Input) tcw /WE (Input) /LB (Input) tBW /UB (Input) **t**DH Hi-Z Hi-Z I/O0 - 7 (Intput) Data in tow **t**DH Hi-Z Hi-Z I/O8 - 15 (Intput) Data in

Figure 4-11. Write Cycle Timing Chart 6 (/LB, /UB Independent Controlled 1) (Mobile specified RAM)

- Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.
 - 2. Do not input data to the I/O pins while they are in the output state.
 - 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the write cycle time (twc), none of the data can be guaranteed.

Note If /LB and /UB are changed at the same time with /CEm low level and a continuous write operation toggling /WE is performed, make settings so that the sum (twc) of the identical address write cycle time (twc₁) is 10 μ s or less.

Address (Input) /CEm (Input) tcw tcw twp /WE (Input) **t**_{BW} twR /LB (Input) t_{BWH} /UB (Input) tow t_{DH} Hi-Z I/O0 - 7 (Intput) Data in tow **t**DH Hi-Z I/O8 - 15 (Intput) Data in

Figure 4-12. Write Cycle Timing Chart 7 (/LB, /UB Independent Controlled 2) (Mobile specified RAM)

- Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.
 - 2. Do not input data to the I/O pins while they are in the output state.
 - 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the write cycle time (twc), none of the data can be guaranteed.

trwc Address (Input) t_{RC1} Note twc1 Note **t**AA /CEm (Input) tacs twp /WE (Input) tews /LB (Input) twR /UB (Input) **t**BLZ **t**BHZ Hi-Z I/O0 - 7 (Output) Data out tow Hi-Z Hi-Z I/O8 - 15 (Intput) Data in

Figure 4-13. Read Write Cycle Timing Chart 1 (/LB, /UB Independent Controlled 1) (Mobile specified RAM)

- Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.
 - 2. Do not input data to the I/O pins while they are in the output state.
 - 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the identical address read cycle time (tRC1) and the identical address write cycle time (tWC1), none of the data can be guaranteed.

Note Make settings so that the sum (t_{RWC}) of the identical address read cycle time (t_{RC1}) and the identical address write cycle time (t_{WC1}) is 10 μ s or less when a write is performed at the identical address using /UB following a read using /LB with /CEm low level, or when a write is performed using /LB following a read using /UB.

trwc Address (Input) twc1^{Note} TRC1 Note tcw /CEm (Input) t_{WR} twp /WE (Input) /LB (Input) t_{BRS} /UB (Input) tow tон Hi-Z Hi-Z I/O0 - 7 (Input) Data in **t**BA **t**BHZ **t**BLZ Hi-Z Hi-Z I/O8 - 15 (Output) Data out

Figure 4-14. Read Write Cycle Timing Chart 2 (/LB, /UB Independent Controlled 2) (Mobile specified RAM)

- Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.
 - 2. Do not input data to the I/O pins while they are in the output state.
 - 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the identical address read cycle time (tRC1) and the identical address write cycle time (tWC1), none of the data can be guaranteed.

Note Make settings so that the sum (trwc) of the identical address read cycle time (trc1) and the identical address write cycle time (twc1) is 10 μ s or less when a write is performed at the identical address using /UB following a read using /LB with /CEm low level, or when a write is performed using /LB following a read using /UB.

trwc Address (Input) twc1^{Note} t_{RC1}Note tcw /CEm (Input) twp twR /WE (Input) **t**as t_{BW} /LB (Input) /UB (Input) tow tон Hi-Z Hi-Z I/O0 - 7 (Input) Data in **t**BA **t**BHZ **t**BLZ Hi-Z Hi-Z I/O8 - 15 (Output) .-Data out

Figure 4-15. Read Write Cycle Timing Chart 3 (/LB, /UB Independent Controlled 3) (Mobile specified RAM)

- Cautions 1. During address transition, at least one of pins /CEm, /WE should be inactivated.
 - 2. Do not input data to the I/O pins while they are in the output state.
 - 3. If the address is changed using a value that is either lower than the minimum value or higher than the maximum value for the identical address read cycle time (tRC1) and the identical address write cycle time (tWC1), none of the data can be guaranteed.

Note Make settings so that the sum (t_{RWC}) of the identical address read cycle time (t_{RC1}) and the identical address write cycle time (t_{WC1}) is 10 μ s or less when a write is performed at the identical address using /UB following a read using /LB with /CEm low level, or when a write is performed using /LB following a read using /UB.

Address (Input)

MODE (Input)

/CEm (Input)

Standby Wait Time 200 µs Read Operation 8 times Normal Operation

Figure 4-16. Standby Mode 2 entry and recovery Timing Chart (Mobile specified RAM)

Parameter	Symbol	MIN.	MAX.	Unit	Note
/CEm High to MODE Low	tсм	0		ns	

Cautions 1. Make MODE and /CEm high level during the wait time.

- 2. Make MODE high level during the wait time and eight read operations.
- 3. The read operation must satisfy the specs described on page 34 (Read Cycle (Mobile specified RAM)).
- 4. The read operation address can be either $V\!\!\mathrel{\,\sqcup\,}$ or $V\!\!\mathrel{\,\sqcup\,}$
- 5. Perform reading by toggling /CEm.
- 6. To prevent bus contention, it is recommended to set /OE to high level. However, do not input data to the I/O pins if /OE is low level during a read operation.




Figure 4-17. Read Cycle Timing Chart (SRAM)




Figure 4-18. Write Cycle Timing Chart 1 (/WE Controlled) (SRAM)

- Cautions 1. During address transition, at least one of pins /CE1s, CE2s, /WE should be inactivated.
 - 2. Do not input data to the I/O pins while they are in the output state.
- **Remarks 1.** Write operation is done during the overlap time of a low level /CE1s, /WE, /LB and/or /UB, and a high level CE2s.
 - 2. If /CE1s changes to low level at the same time or after the change of /WE to low level, or if CE2s changes to high level at the same time or after the change of /WE to low level, the I/O pins will remain high impedance state.
 - 3. When /WE is at low level, the I/O pins are always high impedance. When /WE is at high level, read operation is executed. Therefore /OE should be at high level to make the I/O pins high impedance.




Figure 4-19. Write Cycle Timing Chart 2 (/CE1s Controlled) (SRAM)

- Cautions 1. During address transition, at least one of pins /CE1s, CE2s, /WE should be inactivated.
 - 2. Do not input data to the I/O pins while they are in the output state.

Remark Write operation is done during the overlap time of a low level /CE1s, /WE, /LB and/or /UB, and a high level CE2s.




Figure 4-20. Write Cycle Timing Chart 3 (CE2s Controlled) (SRAM)

- Cautions 1. During address transition, at least one of pins /CE1s, CE2s, /WE should be inactivated.
 - 2. Do not input data to the I/O pins while they are in the output state.

Remark Write operation is done during the overlap time of a low level /CE1s, /WE, /LB and/or /UB, and a high level CE2s.




Figure 4-21. Write Cycle Timing Chart 4 (/LB, /UB Controlled) (SRAM)

- Cautions 1. During address transition, at least one of pins /CE1s, CE2s, /WE should be inactivated.
 - 2. Do not input data to the I/O pins while they are in the output state.

Remark Write operation is done during the overlap time of a low level /CE1s, /WE, /LB and/or /UB, and a high level CE2s.




Figure 4-22. Data Retention Timing Chart 1 (/CE1s Controlled) (SRAM)

Remark On the data retention mode by controlling /CE1s, the input level of CE2s must be \geq Vcc - 0.2 V or \leq 0.2 V. The other pins (Address, I/O, /WE, /OE, /LB, /UB) can be in high impedance state.




Figure 4-23. Data Retention Timing Chart 2 (CE2s Controlled) (SRAM)

Remark On the data retention mode by controlling CE2s, The other pins (/CE1s, Address, I/O, /WE, /OE, /LB, /UB) can be in high impedance state.






Figure 4-24. Data Retention Timing Chart 3 (/LB, /UB Controlled) (SRAM)


Remark On the data retention mode by controlling /LB and /UB, the input level of /CE1s and CE2s must be $\geq Vcc - 0.2 \text{ V or } \leq 0.2 \text{ V}$. The other pins (Address, I/O, /WE, /OE) can be in high impedance state.

5. Package Drawing

61-PIN TAPE FBGA (9x7)







ITEM	MILLIMETERS
D	7.0±0.1
E	9.0±0.1
w	0.2
Α	1.1±0.1
A1	0.26±0.05
A2	0.84
е	0.8
b	0.45±0.05
Х	0.08
у	0.1
y1	0.1
ZD	0.7
ZE	0.8



6. Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the MC-2311100.

Types of Surface Mount Device

MC-2311100F9-B80-BQ1 : 61-pin TAPE FBGA (9 \times 7) MC-2311100F9-B90-BQ1 : 61-pin TAPE FBGA (9 \times 7) MC-2311100F9-B10-BQ1 : 61-pin TAPE FBGA (9 \times 7)

43

[MEMO]

NOTES FOR CMOS DEVICES

1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

- The information in this document is current as of November, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of customer's equipment shall be done under the full
 responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
 parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

M8E 00.4