



512Kx64 5V FLASH MODULE PRELIMINARY\*


FEATURES

- Access Times of 70, 90, 120, 150ns
- Packaging
  - 116 lead, 40mm square, Hermetic CQFP (Package 504)
- 100,000 Erase/Program Cycles Minimum (0°C to 70°C)
- Sector Architecture
  - 8 equal size sectors of 64KBytes each
  - Any combination of sectors can be concurrently erased. Also supports full chip erase
- Organized as 512Kx64, user configurable as 1Mx32, 2Mx16, or 4Mx8.
- Commercial, Industrial and Military Temperature Ranges
- 5 Volt Programming. 5V ± 10% Supply.
- Low Power CMOS, 6.5mA Standby
- Embedded Erase and Program Algorithms
- TTL Compatible Inputs and CMOS Outputs
- Built-in Decoupling Caps for Low Noise Operation
- Page Program Operation and Internal Program Control Time
- Weight
  - WF512K64-XG4WX5 - 20 grams typical

\* This data sheet describes a product under development, not fully characterized, and is subject to change without notice.

Note: Programming information available upon request.

FIG. 1 PIN CONFIGURATION FOR WF512K64-XG4WX5





## ABSOLUTE MAXIMUM RATINGS

| Parameter  |                    | Unit |
|--|--------------------|------|
| Operating Temperature  | -55 to +125        | °C   |
| Supply Voltage Range (V <sub>CC</sub> )                          | -2.0 to +7.0       | V    |
| Signal voltage range (any pin except A9) (2)                     | -2.0 to +7.0       | V    |
| Storage Temperature Range  | -65 to +150        | °C   |
| Lead Temperature (soldering, 10 seconds)                         | +300               | °C   |
| Data Retention (Mil Temp)  | 10 years           |      |
| Endurance (write/erase cycles) (Mil Temp)                        | 10,000 cycles min. |      |
| A <sub>9</sub> Voltage for sector protect (V <sub>ID</sub> ) (3) | -2.0 to +14.0      | V    |

### NOTES:

- Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- Minimum DC voltage on input or I/O pins is -0.5V. During voltage transitions, inputs may overshoot V<sub>SS</sub> to -2.0 V for periods of up to 20ns. Maximum DC voltage on output and I/O pins is V<sub>CC</sub> + 0.5V. During voltage transitions, outputs may overshoot to V<sub>CC</sub> + 2.0 V for periods of up to 20ns.
- Minimum DC input voltage on A<sub>9</sub> pin is -0.5V. During voltage transitions, A<sub>9</sub> may overshoot V<sub>SS</sub> to -2V for periods of up to 20ns. Maximum DC input voltage on A<sub>9</sub> is +13.5V which may overshoot to 14.0 V for periods up to 20ns.

## CAPACITANCE

(T<sub>A</sub> = +25°C)

| Parameter                 | Symbol           | Conditions                          | Max | Unit |
|---------------------------|------------------|-------------------------------------|-----|------|
| OE capacitance            | C <sub>OE</sub>  | V <sub>IN</sub> = 0 V, f = 1.0 MHz  | 100 | pF   |
| WE capacitance            | C <sub>WE</sub>  | V <sub>IN</sub> = 0 V, f = 1.0 MHz  | 20  | pF   |
| CS capacitance            | C <sub>CS</sub>  | V <sub>IN</sub> = 0 V, f = 1.0 MHz  | 20  | pF   |
| Data I/O capacitance      | C <sub>I/O</sub> | V <sub>I/O</sub> = 0 V, f = 1.0 MHz | 20  | pF   |
| Address input capacitance | C <sub>AD</sub>  | V <sub>IN</sub> = 0 V, f = 1.0 MHz  | 100 | pF   |

This parameter is guaranteed by design but not tested.

## RECOMMENDED OPERATING CONDITIONS

| Parameter                                 | Symbol          | Min  | Max                   | Unit |
|---|-----------------|------|-----------------------|------|
| Supply Voltage                            | V <sub>CC</sub> | 4.5  | 5.5                   | V    |
| Input High Voltage                        | V <sub>IH</sub> | 2.0  | V <sub>CC</sub> + 0.5 | V    |
| Input Low Voltage                         | V <sub>IL</sub> | -0.5 | +0.8                  | V    |
| Operating Temp. (Mil.)                    | T <sub>A</sub>  | -55  | +125                  | °C   |
| Operating Temp. (Ind.)                    | T <sub>A</sub>  | -40  | +85                   | °C   |
| A <sub>9</sub> Voltage for Sector Protect | V <sub>ID</sub> | 11.5 | 12.5                  | V    |

## DC CHARACTERISTICS - CMOS COMPATIBLE

(V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, T<sub>A</sub> = -55°C to +125°C)

| Parameter   | Symbol             | Conditions  | Min                    | Max  | Unit |
|---|--------------------|---|------------------------|------|------|
| Input Leakage Current                                   | I <sub>LI</sub>    | V <sub>CC</sub> = 5.5, V <sub>IN</sub> = GND to V <sub>CC</sub> |                        | 10   | μA   |
| Output Leakage Current                                  | I <sub>LOX32</sub> | V <sub>CC</sub> = 5.5, V <sub>IN</sub> = GND to V <sub>CC</sub> |                        | 10   | μA   |
| V <sub>CC</sub> Active Current for Read (1)             | I <sub>CC1</sub>   | CS = V <sub>IL</sub> , OE = V <sub>IH</sub> , f = 5MHz          |                        | 380  | mA   |
| V <sub>CC</sub> Active Current for Program or Erase (2) | I <sub>CC2</sub>   | CS = V <sub>IL</sub> , OE = V <sub>IH</sub>                     |                        | 480  | mA   |
| V <sub>CC</sub> Standby Current                         | I <sub>CC4</sub>   | V <sub>CC</sub> = 5.5, CS = V <sub>IH</sub> , f = 5MHz          |                        | 13   | mA   |
| V <sub>CC</sub> Static Current                          | I <sub>CC3</sub>   | V <sub>CC</sub> = 5.5, CS = V <sub>IH</sub>                     |                        | 1.2  | mA   |
| Output Low Voltage                                      | V <sub>OL</sub>    | I <sub>OL</sub> = 8.0 mA, V <sub>CC</sub> = 4.5                 |                        | 0.45 | V    |
| Output High Voltage                                     | V <sub>OH1</sub>   | I <sub>OH</sub> = -2.5 mA, V <sub>CC</sub> = 4.5                | 0.85 x V <sub>CC</sub> |      | V    |
| Low V <sub>CC</sub> Lock-Out Voltage                    | V <sub>LK0</sub>   |   | 3.2                    | 4.2  | V    |

### NOTES:

- The I<sub>CC</sub> current listed includes both the DC operating current and the frequency dependent component (at 5 MHz). The frequency component typically is less than 2 mA/MHz, with OE at V<sub>IH</sub>.
- I<sub>CC</sub> active while Embedded Algorithm (program or erase) is in progress.
- DC test conditions: V<sub>IL</sub> = 0.3V, V<sub>IH</sub> = V<sub>CC</sub> - 0.3V




AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS,  $\overline{CS}$  CONTROLLED

( $V_{CC} = 5.0V, V_{SS} = 0V, T_A = -55^{\circ}C$  to  $+125^{\circ}C$ )

| Parameter                              | Symbol |      | -70 |     | -90 |     | -120 |     | -150 |     | Unit    |
|--|--------|------|-----|-----|-----|-----|------|-----|------|-----|---------|
|  |        |      | Min | Max | Min | Max | Min  | Max | Min  | Max |         |
| Write Cycle Time                       | tAVAV  | tWC  | 70  |     | 90  |     | 120  |     | 150  |     | ns      |
| Write Enable Setup Time                | twLEL  | tWS  | 0   |     | 0   |     | 0    |     | 0    |     | ns      |
| Chip Select Pulse Width                | teLEH  | tCP  | 45  |     | 45  |     | 50   |     | 50   |     | ns      |
| Address Setup Time                     | tAVEL  | tAS  | 0   |     | 0   |     | 0    |     | 0    |     | ns      |
| Data Setup Time                        | tdVEH  | tDS  | 45  |     | 45  |     | 50   |     | 50   |     | ns      |
| Data Hold Time                         | teHDX  | tDH  | 0   |     | 0   |     | 0    |     | 0    |     | ns      |
| Address Hold Time                      | teLAX  | tAH  | 45  |     | 45  |     | 50   |     | 50   |     | ns      |
| Chip Select Pulse Width High           | teHEL  | tCPH | 20  |     | 20  |     | 20   |     | 20   |     | ns      |
| Duration of Byte Programming Operation | tWHWH1 |      | 16  |     | 16  |     | 16   |     | 16   |     | $\mu$ s |
| Chip and Sector Erase Time             | tWHWH2 |      |     | 30  |     | 30  |      | 30  |      | 30  | sec     |
| Read Recovery Time                     | tGHLE  |      | 0   |     | 0   |     | 0    |     | 0    |     | ns      |
| Chip Programming Time                  |        |      |     | 50  |     | 50  |      | 50  |      | 50  | sec     |
| Chip Erase Time                        |        |      |     | 120 |     | 120 |      | 120 |      | 120 | sec     |

FIG. 2  
AC TEST CIRCUIT



AC TEST CONDITIONS

| Parameter                        | Typ                        | Unit |
|----------------------------------|----------------------------|------|
| Input Pulse Levels               | $V_{IL} = 0, V_{IH} = 3.0$ | V    |
| Input Rise and Fall              | 5                          | ns   |
| Input and Output Reference Level | 1.5                        | V    |
| Output Timing Reference Level    | 1.5                        | V    |

NOTES:

- $V_Z$  is programmable from -2V to +7V.
- $I_{OL}$  &  $I_{OH}$  programmable from 0 to 16mA.
- Tester Impedance  $Z_0 = 75 \Omega$ .
- $V_Z$  is typically the midpoint of  $V_{OH}$  and  $V_{OL}$ .
- $I_{OL}$  &  $I_{OH}$  are adjusted to simulate a typical resistive load circuit.
- ATE tester includes jig capacitance.



**AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS,  $\overline{WE}$  CONTROLLED**

(VCC = 5.0V, TA = -55°C to +125°C)

| Parameter                              | Symbol |      | -70 |     | -90 |     | -120 |     | -150 |     | Unit |
|--|--------|------|-----|-----|-----|-----|------|-----|------|-----|------|
|  |        |      | Min | Max | Min | Max | Min  | Max | Min  | Max |      |
| Write Cycle Time                       | tAVAV  | tWC  | 70  |     | 90  |     | 120  |     | 150  |     | ns   |
| Chip Select Setup Time                 | tELWL  | tCS  | 0   |     | 0   |     | 0    |     | 0    |     | ns   |
| Write Enable Pulse Width               | tWLWH  | tWP  | 45  |     | 45  |     | 50   |     | 50   |     | ns   |
| Address Setup Time                     | tAVWH  | tAS  | 0   |     | 0   |     | 0    |     | 0    |     | ns   |
| Data Setup Time                        | tDVWH  | tDS  | 45  |     | 45  |     | 50   |     | 50   |     | ns   |
| Data Hold Time                         | tWHDX  | tDH  | 0   |     | 0   |     | 0    |     | 0    |     | ns   |
| Address Hold Time                      | tWHAX  | tAH  | 45  |     | 45  |     | 50   |     | 50   |     | ns   |
| Write Enable Pulse Width High          | tWHWL  | tWPH | 20  |     | 20  |     | 20   |     | 20   |     | ns   |
| Duration of Byte Programming Operation | tWHWH1 |      | 16  |     | 16  |     | 16   |     | 16   |     | µs   |
| Sector Erase Time                      | tWHWH2 |      |     | 30  |     | 30  |      | 30  |      | 30  | sec  |
| Read Recovery Time before Write        | tGHWL  |      | 0   |     | 0   |     | 0    |     | 0    |     | ns   |
| Vcc Set-up Time                        |        | tVCS | 50  |     | 50  |     | 50   |     | 50   |     | µs   |
| Chip Programming Time                  |        |      |     | 50  |     | 50  |      | 50  |      | 50  | sec  |
| Output Enable Setup Time               |        | tOES | 0   |     | 0   |     | 0    |     | 0    |     | ns   |
| Output Enable Hold Time (1)            |        | tOEH | 10  |     | 10  |     | 10   |     | 10   |     | ns   |
| Chip Erase Time                        |        |      |     | 120 |     | 120 |      | 120 |      | 120 | sec  |

1. For Toggle and Data Polling.

**AC CHARACTERISTICS – READ ONLY OPERATIONS**


(VCC = 5.0V, TA = -55°C to +125°C)

| Parameter   | Symbol |      | -70 |     | -90 |     | -120 |     | -150 |     | Unit |
|---|--------|------|-----|-----|-----|-----|------|-----|------|-----|------|
|   |        |      | Min | Max | Min | Max | Min  | Max | Min  | Max |      |
| Read Cycle Time   | tAVAV  | tRC  | 70  |     | 90  |     | 120  |     | 150  |     | ns   |
| Address Access Time   | tAVQV  | tACC |     | 70  |     | 90  |      | 120 |      | 150 | ns   |
| Chip Select Access Time   | tELQV  | tCE  |     | 70  |     | 90  |      | 120 |      | 150 | ns   |
| Output Enable to Output Valid   | tGLQV  | tOE  |     | 35  |     | 35  |      | 50  |      | 55  | ns   |
| Chip Select to Output High Z (1)  | tEHQZ  | tDF  |     | 20  |     | 20  |      | 30  |      | 35  | ns   |
| Output Enable High to Output High Z (1)   | tGHQZ  | tDF  |     | 20  |     | 20  |      | 30  |      | 35  | ns   |
| Output Hold from Address, $\overline{CS}$ or $\overline{OE}$ Change, whichever is First | tAXQX  | tOH  | 0   |     | 0   |     | 0    |     | 0    |     | ns   |

1. Guaranteed by design, but not tested




**FIG. 3**  
AC WAVEFORMS FOR READ OPERATIONS





**FIG. 4**  
**WRITE/ERASE/PROGRAM**  
**OPERATION, WE CONTROLLED**




**NOTES:**

1. PA is the address of the memory location to be programmed.
2. PD is the data to be programmed at byte address.
3. D7 is the output of the complement of the data written to each chip.
4. Dour is the output of the data written to the device.
5. Figure indicates last two bus cycles of four bus cycle sequence.



**FIG. 5**  
**AC WAVEFORMS CHIP/SECTOR**  
**ERASE OPERATIONS**




**NOTE:**  
1. SA is the sector address for Sector Erase.







**FIG. 7**  
**ALTERNATE  $\overline{CS}$  CONTROLLED**  
**PROGRAMMING OPERATION TIMINGS**




**NOTES:**

1. PA represents the address of the memory location to be programmed.
2. PD represents the data to be programmed at byte address.
3.  $\overline{D7}$  is the output of the complement of the data written to each chip.
4.  $\overline{Dout}$  is the output of the data written to the device.
5. Figure indicates the last two bus cycles of a four bus cycle sequence.



**PACKAGE 504: 116 LEAD, CERAMIC QUAD FLAT PACK, CQFP (G4W)**



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

**ORDERING INFORMATION**

**W F 512K64 - XXX G4W X 5**

**V<sub>PP</sub> PROGRAMMING VOLTAGE**

5 = 5V

**DEVICE GRADE:**

- M = Military Screened -55°C to +125°C
- I = Industrial -40°C to +85°C
- C = Commercial 0 to +70°C

**PACKAGE TYPE:**

G4W = 116 Lead 40mm Ceramic Quad Flat Pack, CQFP (Package 504)

**ACCESS TIME (ns)**

**ORGANIZATION, 512K x 64**

User configurable as 1M x 32, 2M x 16 or 4M x 8

**Flash PROM**

**WHITE MICROELECTRONICS**