

AK2352

Integrated Base Band LSI for Cordless Telephone Sets with Scrambler

Features

Integrated voice band filters with MSK MODEM(2400bps), COMPANDOR and scrambler for cordless telephone sets
Low voltage operation (2.8V~3.3V)
Fully integrated COMPANDOR, only two external capacitors are required
Buffer amplifier for direct drive of a ceramic receiver is available
Switchable expander reception level (0/+6dB)
Carrier detection
Transmission and reception voice mute
Limiter level is externally adjustable
Gain setting amplifiers are available both for receiver and transmitter sections
Power down mode
3.58MHz oscillator
Frequency inverter scrambler, 4 inversion frequency are selectable
Scrambler bypass control
Low power CMOS
Minimal external components
Packaged in 64 pin QFP

ΔSΔHI KASFI

General Description

AK2351 is an integrated base band LSI for cordless telephone sets. Not only voice band filters but also a 2400bps MSK MODEM (for data communication) and a COMPANDOR (for noise reduction) are integrated into monolithic CMOS LSI.


The COMPANDOR circuit is fully integrated. Therefore, only an external capacitor is required for each compressor and expander. The fully integrated COMPANDOR is also free from aging problem.

The 2400bps MSK MODEM can assure reliable high speed data communication. A 3.58MHz oscillator circuit is integrated, which may also be used for DTMF tone generator clock. No special clock is required for the MSK MODEM.


Frequency inverter is integrated for scrambling. Four inversion frequencies are selectable.

High-pass filter, compressor, pre-emphasis, scrambler, limiter, MSK modulator, splatter filter, etc. are integrated for transmitter.

Band-pass filter, de-emphasis, descrambler, expander, buffer, MSK demodulator, etc. for voice/data, and band-pass filter, rectifier, etc. for the squelch are integrated for receiver.



(.....



Circuit Configuration

Functional	Functions
Block	runctions
AMP1	Op Amp for gain adjustment of voice signal to be transmitted and for the anti-aliasing filtering for the succeeding switched capacitor filter (SCF).
	Adjust the gain to be within 10~30dB and the filter cut-off frequency to be around 10KHz by properly selecting external
	capacitor and resistor values.
TXIIPF	SCF high pass filter to eliminate lower than 300Hz components contained in the transmitted voice signal.
Compress- -or	To compress the amplitude of the transmitted voice signal.
Emphasis	To emphasize the high frequency components in the transmited voice signal in order to improve the signal-to-noise performance of the modulated signal.
Scrambler	Frequency inversion method is used for scrambling. Four inversion frequencies are selectable by KEY1 and KEY2. Scrambler or preemphasis circuit are selectable by PCONT.
Limitter	Amplitude limitting circuit to limit the maximum frequency deviation by the modulated signal.
•	Limitter level is adjustable by varying DC level applied on "LIMLV" pin.
	The limitter level is set to a pre-fixed level if "LIMLV" pin is left open.
Splatter Filter	SC filter to reject higher than 3KHz components contained in the limitter output signal or MSK Modulator signal.
AMP2	Op Amp to form a smoothing filter for the transmitter SCF output. Adjust the gain to be 0dB and set the cut-off frequency to be around 10KHz by properly selecting external capacitor and resistor values.
MSK Modulator	Modulator to generate 2400bps MSK signal in accordance with digital input signal applied on TDATA pin. "II": 1.2KIIZ
АМРЗ	"L": 2.4KNZ Op Amp for gain adjustment of demodulated received signal and for the anti-aliasing filtering for the succeeding SC filter. Adjust the gain to be within 10~20dB and set the cut-off frequency to be around 40KNZ by properly selecting external capacitor and resistor values.
COS +	SC filter to reject higher-than-3KHz components contained in the
RxLPF	demodulated, received signal.
RxHPF	SC filter to reject lower-than-300Hz components contained in the received voice signal.
De- Emphasis	To equalize back the pre-emphasized signal to flat level.
De- Scrambler	Inverted signal will be inverted again to recover original signal. Descrambler or deemphasis circuit are selectable by PCONT.

KD025201

Functional	
Block	Function
Expander	To expand the signal amplitude compressed by the compressor
	circuit to flat scale. GCONT pin selects the expander gain
	of either OdB or 6dB.
AMP4	Op Amp to form a smoothing filter for the receiver SCF output.
	Adjust the gain to be 0dB and set the cut-off frequency to be
	around 20KHz by properly selecting external capacitor and
MCK HDE	resistor values.
MSK IIPF	SC filter to reject lower-than-100IIz components contained in the
CME	received MSK signal.
SMF MSK	Active filter to smooth out the output signal from the MSK HPF.
	To Recover 2400 Bps receive data and clock from the MSK signal
Demodula- tor	fed on RXIN pin.
tor	1.2KHz: "II"
SQ BPF	2.4KHz: "L"
26 111	SC filter to pick up the 20KHz components from the received,
Rectifying	demodulated signal for squelch control. The filter has 30dB gai
Circuit	Full-wave rectifying circuit to rectify SQ BPF out put signal.
AMP5	Inverting, non-inverting buffers to directly drive a ceramic
AMP6	receiver.
	220 OHM resistors are recommended to insert between these buffer
	outputs and the receiver terminals for phase compensation.
BIAS GEN	Bias generator circuit for internal Op Amps.
AGND	Ground Reference voltage generator circuit for internal analog
	signal processing.
OSC	A 3.58MIIz reference clock generator with an external quartz
Circuit	Crystal resonator and a resistor.
Battery	Battery save mode selection circuit. 1 of 4 modes is selectable
Saving	by BS1 & BS2 pins.

Pin/Function Descriptions

Pin#	Name	1/0	Function					
1	NC		No Connection.					
2	NC		No Connection.					
3	PCONT	I	Scrambler/Emphasis selection control pin (with built					
			in pull-up)					
			"H": Normal Mode (with enphasis)					
	· .		"L": Scrambler Mode (without enphasis)					
4	→DVSS	-	Negative power supply pin for digital circuit.					
5	TDE	I	Transmit MSK signal control (with built in pull-up)					
			"H": MSK signal off (MUTE)					
			"L": MSK signal on					
6	TDATA	I	Transmit MSK data input pin (with built-in pull-up).					
			Data is synchronously read at the rising edge of TCLK					
			clock.					
7	TCLK	0	Clock output pin for transmit MSK data (open-drain					
			output).					
			2.4KHz clock is output when TDE pin is "LOW".					
<u> </u>	SZZNI	 	It stays "HIGH" when TDE is "HIGH".					
8	XIN	I	Quatz Crystal resonator pins.					
9	XOUT	0	By connecting a 3.58MHz resonator and 1 MEG OHM					
,			resistor between these pins, a reference clock is					
			generated.					
			For external clock operation, connect XIN pin to DVSS					
10	RCLK	0	and external clock source to XOUT pin.					
10	KCLK		Clock output pin for receive MSK data (open-drain output).					
			A 2.4KHz clock is output which is derived from the received MSK signal.					
11	RDATA	0	Received MSK signal. Receive MSK data output pin (open-drain output).					
1.1	RDATA		Data is synchronously output at the falling edge of					
	:		RCLK clock.					
12	BS2	I	Battery save control pins (with built-in pull-ups).					
13	BS1	I	BS1 BS2					
			"II" : Mode 0 (Refer to Block Diagram)					
			"H" "L": Mode 1					
			"L" "H": Mode 2					
			"L" "L": Mode 3					
14	RXAFSW	I	Received voice signal control pin (with built-in pull-					
			up).					
			"II": Received voice signal off (MUTE) "L": Received voice signal on					

VDA0E9A1

Pin#	Name	1/0	Function				
15	KEY1	I	Scrambler inversion frequency control pin (with built				
16	KEY2	I	in pull-up).				
			KEY1 KEY2 Carrier Frequency (kllz)				
			"H" "H" 3.107				
			"H" "L" 3.290				
			"L" "H" 3.496				
	-		"L" "L" 3.729				
17	NC	_	No connection				
18	NC	-	No Connection				
19	GCONT	I	Expander gain control pin (with built-in pull-up)				
			"H": 0dB				
			"L": 6dB				
20	DVDD	-	Positive power suplly pin for digital section.				
21	RAVDD	_	Positive power supply pin for analog receiver section.				
22	RECTOUT	0	Rectifier output pin for squelch circuit.				
		_	Can drive 50k ohm load or more.				
23	RECTIN	<u>I</u>	Rectifier input pin for squelch circuit.				
24	BPFOUT	0	and pass filter output pin for squelch circuit.				
			Can drive 50k ohm load or more.				
25	BUFOP	0	Ceramic receiver buffer amp output pins.				
26	BUFON	0	Connect a ceramic receiver to these pins via 220 OHM				
			resistors.				
27	BUFIN	<u>I</u>	Receiver amp input pin.				
28	RXAF	0	Received voice signal output pin.				
			Can drive 10k ohm load or more.				
29	RXAFIN	Ι	Received voice signal input pin (inverted input of AMP				
			4).				
			A smoothing filter is formed with external capacitors				
	DVDDMIN		and resistors.				
30	RXDBMIN	I	Receiver side double balanced mixer input				
31	NC	-	No Connection				
32	NC	-	No Connection				
33	HPFOUT	0	Receiver side high pass filter output pin.				
34	DVINO		Connect to RXDBMIN through capacitor.				
35	RXINO	0	AMP3 output pin.				
აა	RXIN	I	Received de-modulated signal input pin (inverted input				
			of AMP3).				
			A pre-filter is formed with external capacitors and				
26	NC	 .	resistors.				
36 37	NC L D2OUT		No Connection. Should be tied to VSS or VDD.				
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	LP30UT	0	Deemphasis/Descrambler output pin.				
38	RAGND		Should be connected to EXPIN through capacitor.				
36	KAGND	0	Analog ground pin for receiver section.				
	Ī		An external capacitor should be connected to this pin				
39	DAVEC		to stabilize the analog ground.				
งข	RAVSS		Negative analog power supply for receiver section.				

Pin#	Name	1/0	Function
40	EXPIN	I	Expander input pin.
			Input impedance of the pin is 150k ohm or more.
41	EXPOUT	0	Expander output pin.
42	BIAS	I	Bias resistor pin.
			A specified resistor is connect between VDD and this
			pin.
43	TAVSS	-	Negative analog power supply pin for transmitter
			section.
44	TAGND	0	Analog ground pin for transmitter section.
			An external capacitor is connected to this pin to
			stabilize the analog ground.
45	AGNDIN	I	Analog ground input pin.
			An external capacitor is connected to this pin to
			stabilize the analog ground.
_46	TXDBMIN	I	Scrambler double balanced mixer input pin.
47	LPF10UT	0	Scrambler filter output pin. Should be connected to
			TXDBMIN through capacitor.
48	NC	-	No connection.
49	LPF20UT	0	Scrambler signal output pin. Should be connected to
			LIMIN through capacitor.
50	LIMIN	I	Limiter input pin.
⁻ 51	NC	_	No connection.
52	TXIN	I	Transmit voice signal input pin (inverted input pin of
			AMP1).
			With external capapcitors and resistors, a microphone
			AMP is formed.
53	TXIN0	0	Output pin of AMP1.
54	PEIN	0	Compressor output pin.
55	COMP	I	Compressor rectifier input pin. This should be
,			connected to COMPO pin through an external capacitor.
			Input impedance of the pin is 150k ohm or more.
.56	LIMLV	I	Limiter level adjust pin. Limiter level is adjustable
			by varying the DC level applied on this pin.
			If this pin is left open, a pre-determined level is set.
57	SPOUT	0	Splatter filter output pin.
58	MODIN	I	Transmit signal input pin to be modulated (inverted
			input pin of AMP2).
			With external capacitor and resistors, a smoothing
			filter is formed.
59	MOD	0	Transmit signal output pin to be modulated.
			Can drive 10k ohm load or more.
60	TC	I	Compressor bypass controle pin (with built-in pull-up)
			"H": Normal mode
		<u> </u>	"L": bypass mode
61	TAVDD	_	Positive power supply pin for transmit section.
62	TXAFSW	I	Transmit signal select pin (with built-in pull-up)
			"II": MSK signal
62	NC		"L": Voice signal
63 64	NC NC		No connection. No Connection.
V T	110	<u> </u>	INO CONNECCION.

Absolute Maximum Ratings

TAVSS, RAVSS, DVSS=0V; (Note①)

Parameter	Symbol	Min	Max	Units
Power Supply Voltages:				
Analog (TAVDD, RAVDD)	VA+	-0.3	7	V
Digital (DVDD)	VD+	-0.3	VA+	v
Input Current				
(Excluding power supply pins)	I 1154	_	± 10	mA
Analog Input Voltage	VINA	-0.3	(VA+)+0.3	V
Digital Input Voltage	VIND	-0.3	(VD+)+0.3	V
	VINDO	-0.3	7	v
	(Note②)			
Storage Temperature	Tstg	-55	130	°C

Notes ①: All coltages are referenced to VSS pin

②: TCLK, RCLK, RDATA

Note: Exceeding absolute maximum ratings may cause permanent damage.

Recommended Operating Conditions

TAVSS, RAVSS, DVSS=OV; (Note1)

Parameter	Symbol	min	typ	max	Units
Ambient Operating Temp.	Ta	-10		70	°C
PowerSupply Voltage :R _{BIAS} =150KΩ	VDD	2.8	3.0	3.3	V
(TAVDD, RAVDD, DVDD) R _{BIAS} =220KΩ				4.0	
Analog Ground Reference Voltage	AGND		1/2VDD		V
Power Supply Current Mode0	1dd0		0.5	1.0	mA
Mode1	1dd1		1.1	2.1	
Mode2	1dd2		1.3	2.8	
Mode3	1dd		4.7	9.4	

Note①: All voltages are referenced to VSS pin.

Analog Characteristics

0dBm=0.775Vrms

1) TX Section

	Parameter		min	typ	max	Units
Reference Input	Signal Level	@TXINO		-10		dBm
Absolute Gain	TXINO→MOD 1KHz	(Note①)	-1.5	0	1.5	dB
Limitter Level	TXINO→MOD 1KHz	(Note①)				
-	(VDD=3V without Ex	(ternal R)	-9	-8	-7	dBm
~	(Adjustable Ran	ge with R)			-7	
Noise Level	TXIN→MOI	(Note(1)			-62	dBm
MSK Output Sigr	nal Level TDATA→MO	DD (Note①)	-9	-8	-7	dBm
	(VDD=3V, 1.2K	Hz Output)				
MSK Signal Dist	ortion TDATA→MC	D (Note(1)			-32	dB
	(VDD=3V, 1.2K	Hz Output)			İ	

Note①: Bypassing compressor and including preemphasis with external RC smoothing filter (fc=10KHz, 0dB Gain).

2) RX Section

Parameter			typ	max	Units
Reference Input Si	gnal Level @RXINO		-10		dBm
Absolute Gain	RXINO→LPF3OUT 1KHz	-1.5	0	1.5	dB
Noise Level	RXINO→LPF30UT (Note②)			-65	dBm
Absolute Gain(2)	RXINO→BPFOUT 20KHz	27	30	33	dB
Noise Level(2)	RXINO→BPFOUT (Note③)			-35	dBm
Rectifier Linearity	RECTIN→RECTOUT(Note④)	-0.5		0.5	dB
MSK Input Signal Lo	evel RXINO→RDATA (VDD=3V, 1.2KHz Input)	-14	-8	-2	dBm

Note2: Including deemphasis, After 2nd order low pass filter (fc=10KHz)

Note③: After 2nd order low pass filter (fc=30KHz)

Note(4): Rectifier linearity is defined as follows; 20 LOG (2 A/B) (dB)

Where A (mV) is a DC level referenced to analog ground, measured at point "SQLV" when a 100mVrms sinewave is input on RECTIN pin in the application circuit examples at page 23 (refer to "rectifier output smoothing circuit").

B [mV] is a DC level measured at the same point when a 200mVrms sinewave is input on RECTIN pin.

VD00=001

3) Op-Amp

Parameter				typ	max	Units
Gain Error	AMP1	TXIN→TXINO 300Hz~3.4KHz	-1	0	1	dB
		Pre-set Gain 10~30dB				
	AMP3	RXIN→RXINO 300Hz~20KHz	-1	0	1	dB
		Pre-set Gain 10~20dB				
	AMP5	BUFIN→BUFON 300Hz~3.4KHz	5	6	7	dB
	AMP6	BUFOP (Note⑤)				

Note : Measured at differential outputs between BUFON and BUFOP.

4) Filter Characteristics

Parameter		min	typ	max	Units
Transmitter Over-All Response (Fig.1)					
TXIN0→ MOD	$100 \mathrm{Hz}$			-30	
(Compressor bypassed,	$300 \mathrm{Hz}$	-12	-10.5	-9	
Preemphasis included	$2.5 \mathrm{KHz}$	6.5	8	9.5	dB
Referenced to OdB at 1KHz)	3KIIz	6.5	8	9.5	
	5KIIz			-7	
Receiver Over-All Response (Fig. 2)					
RXIN0→LPF3OUT	100Hz			-4	
(Deemphasis included	250Hz		12	13.5	
Referenced to OdB at 1KHz)	300Hz	9	10.5		dB
	3KHz	-10.5	-9	-7.5	
	5KHz			-15	
S Q B P F (Fig. 3) RXINO→BPFOUT	3KHz			-60	
	$10 \mathrm{KHz}$			-30	dB
(Referenced to 0dB at 20KHz)	100KHz			-45	

5) Crosstalk

Parameter		min	typ	max	Units	
Transmit→Receive	@RXAF					
	TXIN0=0dBm	1KHz			-60	dBm
Receive→Transmit	@MOD					
	RXIN0=0dBm	1KHz			-60	dBm

.....

Compandor Characteristic

CONDITIONS: VDD=3V f=1KHz Ta=25°C OdBm=0.775Vrms GCONT="H"

	Parameter	MIN	TYP	MAX	UNIT	CONDITIONS		
CO	MPRESSOR							
	Reference Level	-11.0	-10.0	-9.0	dBm	@PEIN TXINO=-10dBm		
	Maximum Input Level			0	dBm	@TXINO		
	Maximum Output Level			-5.0	dBm	@PEIN		
	-				<u> </u>	Distortion better		
						than -35dB		
	Output Level (Note1)	-18.0	-17.0	-16.0	dB	@PEIN TXINO=-44dBm		
		-22.0	-20.0	-18.0		TXIN0=-50dBm		
	Idle Noise		-55	-40	dBm	@PEINP (Note②)		
	Distortion		-55	-35	dB	@PEIN TXINO=-10dBm		
	Attack Time	2.0	3.0	5.0	mS	12dB Step Input		
	Recovery Time	7.0	13.5	20.0	mS	12dB Step Input		
EX	PANDER							
	Reference Level	-11.0	-10.0	-9.0	dBm	@EXPOUT EXPIN=-10dBm		
	Maximum Input Level			-5.0	dBm	@EXPIN		
	Maximum Output Level			0	dBm	@EXPOUT		
						Distortion better		
1						than -35dB		
	Output Level (Note③)	-32.0	-30.0	-28.0	dB	@EXPOUT EXPIN=-25dBm		
		-43.0	-40.0	-37.0		EXPIN=-30dBm		
	Idle Noise		-80	-65	dBm	@EXPOUT (Note②)		
	Distortion		-58	-35	dB	@EXPOUT EXPIN=-10dBm		
	Attack Time	7.0	13.5	20.0	mS	6dB Step Input		
	Recovery Time	7.0	13.5	20.0	mS	6dB Step Input		

Note②: C-Message weighted.

77000000

Note3: Referenced to 0dB at EXPOUT pin as reference level.

☐ Filter Characteristics




Fig.1 Total Frequency Response of Transmitter Section




Fig. 2 Total Frequency Response of Receiver Section






Fig.3 SQBPF Frequency Response

. - - - - - -

[MNZOOZ]

Digital Characteristics


1. DC Characteristics

Parameter	Pin	Symbol	min	typ	max	Units
Input "High" Voltage	(1)	VIH	70%VD+			V
Input "Low" Voltage	(1)	VIL			30%VD+	V
Input "High" Current V _{1H} =VD+	(1)	Ітн			10	μΑ
Input "Low" Current V ₁ _=0V	(1)	IıL	-150			μΑ
Output "Low" Voltage Iou=1.6mA	(2)	Vol			0.3	v
On-Chip Pull-Up Resistor Value	(1)	Rup	50		200	КΩ

- (1) TDE, TDATA, BS1, BS2, TXAFSW, RXAFSW, TC, GCONT, PCONT, KEY1 and KEY2.
- (2) TCLK, RDATA, RCLK

2. Switching Characteristics

Parameter	Symbol	min	typ	max	Units
Master Clock Frequency	fclk		3.579545		MHz
Modulator Timing					
TDE Falling to TCLK Rising	T1		208.3		μS
TCLK Period	T2		416.7		μS
TDATA Set Up Time	TS	10			μ S
TDATA Hold Time	TH	10			μS
MSK Demodulator Timing					
RCLK Period	T	402.2	416.7		μS
Analog Input to RDATA Edge	TD	400	·	900	μS



Scrambler Characteristics

1) TX

Parameter	min	typ	max	Units
Typical Input Level @TXDBIN 1kHz		-10		dBm
Modulation Output Level TXDBMIN→LPF2OUT Input: 1kHz, -10dBm KEY1 KEY2 Frequency(kHz) "II" "II" 2.107 "II" "L" 2.290 "L" "H" 2.496	-12	-10	-8	dBm
"L" "L" 2.729				
High Frequency Rejection Ratio TXDBMIN→LPF2OUT Input: 1kHz, -10dBm				
KEY1 KEY2 Frequency(kHz) "II" "L" 4.290			-20	dBm
Carrier Leakage @LPF20UT, No Input KEY1 KEY2 Frequency(kHz) "II" "L" 3.290			-50	dBm
Unscrambled Voice Leakage TXDBMIN→LPF2OUT Input: 1kHz, -10dBm KEY1 KEY2 Frequency(kHz) "H" "L" 1.000			-50	dBm
Transmit Scrambler Filter Absolute Gain TXINO→LPF10UT Input: 1kHz, -10dBm Note①	-1.5	0	1.5	dBm
Transmit Scrambler Filter Noise Level @LPF10UT, No Input Note①			-65	dBm

Note 1: Bypass COMPRESSOR with external RC smoothing filter (fc=10kHz and 0dB gain).

アレショラショ

Parameter		min	typ	max	Units
Typical Input Level @RXDBIN 1kHz			-2		dBm
Modulation Output Level					
i e	DBMIN→LPF3OUT				
Input: 1kHz, -2dB	m				ļ :
KEY1 KEY2	Frequency(kIIz)	-12	-10	-8	dBm
"H" "H"	2.107	ļ			
"H" "L"	2.290				1
"L" "H"	2.496				
"L" "L"	2.729				
High Frequency Rejection Ratio RXDBMIN→LPF30UT Input: 1kHz, -2dBm					
KEY1 KEY2	Frequency(kHz) 4.290			-40	dBm
Carrier Leakage @LPF30	UT, No Input				
KEY1 KEY2 Frequency(kHz) "H" "L" 3.290				-60	dBm
Unscrambled Voice Leaka	ge				
R	XDBMIN→LPF3OUT				
Input: 1kHz, -10dBm					
KEY1 KEY2	Frequency(kHz)			-50	

ZD 0 0 = 0 0 4


Application Circuit Examples

A. External circuit examples

① AMP1


- This is used as a transmit Mic Amp.
- Set the gain to be within $10 \sim 30 \, \mathrm{dB}$.
- If noise higher than 50KHz on input signal is expected, an anti-aliasing filter must be included.
- A circuit configuration example below shows 2nd order low pass filter with the cut-off frequency at 10KHz.

The filter also has 30dB gain.




② AMP2

- This is used as smoothing filter and gain adjustment of the transmit signal.
- Smoothing filter is used to elminate a 112KHz clock component contained in the splatter filter output.
- The circuit example below shows a 1st order low pass filter with the cut-off frequency set at 13KHz and it has 0dB gain.




3 AMP3

- AMP3 is used as gain adjustment of receive signal and an anti-aliasing filter to eliminate higher-than-100KHz noise.
- Set the gain to be around $10\sim20\,\mathrm{dB}$.
- The cut-off frequency of the filter should be selected to such a value that the pass-band noise (20KIIz) of the squelch band pass filter (SQBPF) is not rejected.
- Following circuit shows a 2nd order low pass filter with the cut-off frequency set at 40KHz. The filter also has 20dB gain.




4) AMP4

- AMP4 configures a smoothing filter and a gain adjustment circuit for the receive signal.
- The smoothing filter is used to reject 448KHz clock component contained in the expander output (EXPOUT).
- Following circuit example shows a 1st order low pass filter with the cut-off frequency set at 19KHz. The filter has 0dB gain.




(5) AGND stabilization capacitor

- $0.3\,\mu$ F or larger capacitors should be connected between TAGND, RAGND pins and AVSS respectively in order to stabilize analog ground.
- In order to minimize effect of ripple on power-supply, an appropriate capacitor is also recommended to place between AGNDIN pin and AVSS.
- Connection Example is shown below.



6 Power supply stabilization capacitor

- To minimize the effect of power supply noise, a couple of capacitors should be placed between DVDD, TAVDD, RAVDD pins and DVSS, TAVSS, RAVSS pins.



Bias-current setting resistor

- Bias-current of Op Amp is set by connecting a resistor between Bias Pin and VDD.

A 150K OHM (220K OHM) resistor is recommended at VDD=3V (VDD=4V) operation.


$$R = 150 \text{ k } \Omega \quad (\text{VDD} = 3 \text{ V})$$

$$R = 220 \text{ k } \Omega \quad (\text{VDD} = 4 \text{ V})$$

$$L \text{ S I}$$

8 Crystal Oscillator

- Crystal resonator and a resistor should be connected as shown below for on-chip oscillator operation.
- For external clock operation, connenct XIN pin to VSS and an external clock source to XOUT pin. Be careful not to exceed clock amplitude beyond the maximum ratings.




Copyright (c) 1988-93 Reed Publishing (USA) Inc. ALL RIGHTS RESERVED.

THIS IMAGE DATABASE HAS BEEN CREATED BY CAHNERS TECHNICAL INFORMATION SERVICE, A DIVISION OF REED PUBLISHING (USA)., AND IS PROPRIETARY TO CAHNERS TECHNICAL INFORMATION SERVICE. NO PART OF THIS DATABASE MAY BE PUPLICATED IN HARD COPY OR MACHINE READABLE FORM WITHOUT PRIGR WRITTEN AUTHORIZATION FROM CAHNERS TECHNICAL INFORMATION SERVICE, EXCEPT THAT LICENSEE IS GRANTED A LIMITED, NON-EXCLUSIVE LICENSE TO REPRODUCE LIMITED PORTIONS OF THE DATABASE FOR LICENSEE'S INTERNAL USE PROVIDED THAT A SUITABLE NOTICE OF COPYRIGHT IS INCLUDED ON ALL COPIES. UNDER NO CIRCUMSTANCES MAY COPIES BE MADE FOR RESALE IN ANY MEDIA.

AC Coupling Capacitors

-In order to cut the DC off-set voltages generated in each function block, coupling capacitors are recommended for inter-block connections.




① Limitter Level Adjusting Resistor

- Limitter level is adjustable by varying the DC level on LIMLV pin.
 The DC level applied on this pin must be above TAGND.
- The limit level is as follows: TAGND \pm aV (a= | LIMLV-TAGND |)
- If this pin is left unconnected, a pre-determined level is set.

.

① Rectifier Output Smoothing Circuit


- A resistor and a capacitor should be connected as shown below in order to smooth out to a DC level a full-wave rectified output signal on RECTOUT pin.
- DC voltage at point "SQLV" below becomes equal to TAGND level when no signal is applied on rectifier input pin (RECTIN).
- SQLV Voltage will be RAGND + 0.2V when a 20KHz with -10dBm signal is input to RECTIN pin.
- SQLV voltage is used to determine the existence / non-existence of signal through succeeding compatator or AD converter.



1 Buffer Amp. for Ceramic Receiver

- Amp5 and Amp6 form a differential output buffer to enable direct drive of a ceramic receiver.

Serial resistors should be inserted to avoid oscillation.



77000000


B. Logic Interface


① Digital Pins of AK2352

-Output pins : Open-Drain type

-Input pins : All pins have on-chip pull-up resistors except for TC pin.

② Following logic interface is recommended when AK2352 operates at 3V power supply and it interfaces with +5V logic circuit.






INPUT Pin


Package

☐ Making

- (1) Date Code: xxxxxxx (7 digits)
- (2) Marketing Code: AK2352
- (3) Country of Origin: JAPAN
- (4) Asahi Kasei Logo







* Specifications are subject to change without notice.

VD00=001