

4M (512K x 8-bit) Flash Memory

■ DESCRIPTION


The Hitachi HN29C4001 is a 4-Megabit CMOS Flash Memory organized as 524,288 x 8-bit. The HN29C4001 is capable of in-system electrical chip erasure and reprogramming.

The HN29C4001 programs and erases data with a 12 V V_{pp} supply and a 5 V V_{cc} supply. The HN29C4001 conforms to the JEDEC Standard Dual-Supply EEPROM Command Set.

Hitachi's HN29C4001 is offered in JEDEC-Standard Byte-Wide EPROM pinouts in 32-lead SOP and TSOP packages. This allows an easy upgrade from the HN28F101, 1 Megabit Flash Memory, as well as socket replacement with EPROMs and Mask ROMs. The HN29C4001 TSOP is offered in both standard and reverse bend pinouts.

■ FEATURES

- Dual Power Supply:
 - $V_{cc} = 5 V \pm 10\%$
 - $V_{pp} = 12.0 V \pm 0.6 V$ (Erase/Program)
- Fast Access Times:
 - 150 ns/170 ns (max)
- Low Power Dissipation:
 - Read Current: 50 mA (max)
 - Standby Current: 20 μA (max)
- Byte Programming:
 - Programming Time: 25 μs /Byte (typ)
 - Address, Data, Control Latch Function
- Electrical Chip Erase:
 - Erase Time: 1 sec (typ)
- Erase Endurance:
 - 10,000 times (min)
- Pin Arrangement:
 - JEDEC Standard Byte-Wide EPROM
 - EPROM and Mask ROM Compatible
- Packages:
 - 32-lead Plastic SOP
 - 32-lead Plastic TSOP (Type I)

**2**

4496203 0025194 682

HITACHI

Hitachi America, Ltd. • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300


2-13

HN29C4001 Series

ORDERING INFORMATION

Type No.	Access Time	Package
HN29C4001FP-15 HN29C4001FP-17	150 ns 170 ns	32-lead Plastic SOP (FP-32D)
HN29C4001T-15 HN29C4001T-17	150 ns 170 ns	32-lead Plastic TSOP (TFP-32D)
HN29C4001R-15 HN29C4001R-17	150 ns 170 ns	32-lead Plastic TSOP (TFP-32DR) Reverse bend

PIN ARRANGEMENT





PIN DESCRIPTION

Pin Name	Function
A ₀ - A ₁₈	Address
I/O ₀ - I/O ₇	Input/Output
$\overline{\text{CE}}$	Chip Enable
$\overline{\text{OE}}$	Output Enable
V _{CC}	Power Supply
V _{PP}	Programming Supply
V _{SS}	Ground

4496203 0025195 519

HITACHI

■ PIN ARRANGEMENT (continued)



2


■ 4496203 0025196 455 ■

HITACHI

Hitachi America, Ltd. • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

2-15

■ BLOCK DIAGRAM



(BD HN28F4001)

■ MODE SELECTION

Mode		CE	OE	A ₉	A ₀	V _{PP}	I/O ₀ to I/O ₇
Read	Read	V _{IL}	V _{IL}	A ₉	A ₀	V _{CC} ⁶	D _{OUT}
	Output Disable	V _{IL}	V _{IH}	X	X	V _{CC}	High-Z
	Standby	V _{IH}	X	X	X	V _{CC}	High-Z
	Identifier ¹	V _{IL}	V _{IL}	V _H ²	V _{IL}	V _{CC}	Code"07"
		V _{IL}	V _{IL}	V _H ²	V _{IH}	V _{CC}	Code"08"
Command	Read ^{3,5}	V _{IL}	V _{IL}	A ₉	A ₀	V _{PP}	D _{OUT}
Program	Standby	V _{IH}	X	X	X	V _{PP}	High-Z
	Write ⁴	V _{IL}	V _{IH}	A ₉	A ₀	V _{PP}	D _{IN}

- Notes:
1. Device Identifier Code can be output in Command Program Mode. Refer to Command Address and Data Input Table.
 2. $11.4\text{ V} \leq V_H \leq 12.6\text{ V}$
 3. Data can also be read when 12 V is applied to V_{PP}. Device Identifier Code can be output by Command Inputs. See Device Identifier Mode Description Table for more details.
 4. Refer to Command Address and Data Input Table. Data is programmed, erased, or verified after inputting Commands.
 5. Status of Programming and Erase can be verified in this mode. Status Outputs on I/O₇, I/O₆ to I/O₀ are in high impedance states.
 6. X = Don't Care. V_{PP} = 0V to V_{CC}.

4496203 0025197 391 ■ HITACHI

■ COMMAND ADDRESS AND DATA INPUT

Command	Bus Cycles Required	First Cycle			Second Cycle		
		Operation Mode ¹	Address ²	Data ³	Operation Mode ¹	Address ²	Data ³
Read (Memory) ⁴	1	Write	X	00H	Read	RA	D _{OUT}
Read Identifier Codes	2	Write	X	90H	Read	IA	ID
Set-up Chip Erase/ Chip Erase ⁵	2	Write	X	20H	Write	X	20H
Reserved ⁸	2	Write	X	60H	Write	X	60H
Erase Verify ⁵	2	Write	EVA	A0H	Read	X	EVD
Reserved ⁸	2	Write	X	30H	Write	X	30H
Reserved ⁸	2	Write	X	20H	Write	X	D0H
Setup Program/Program ⁶	2	Write	X	40H	Write	PA	PD
Program Verify ⁶	2	Write	PA	C0H	Read	X	PVD
Reserved ⁸	2	Write	X	10H	Write	X	X
Reset	1 or 2	Write	X	FFH	Write ⁷	X	FFH ¹¹

- Notes:
1. Refer to Command Program Mode in Mode Selection about operation mode.
 2. Refer to Device Identifier Mode. IA = Identifier Address, PA = Programming Address, EVA = Erase Verify Address, RA = Read Address. Addresses are latched on the rising edge of chip-enable pulse.
 3. Refer to Device Identifier Mode. PA are latched by Programming Command. ID = Identifier Output Code, PD = Programming Data, PVD = Programming Verify Output Data, EVD = Erase Verify Output Data.
 4. Command latch default value when applying 12 V to V_{pp} is "00H". Device is in Read Mode after V_{pp} is set to 12 V (before other Command is input).
 5. All data in the chip is erased. Erase data according to the Manual Chip Erase Flowchart.
 6. Program data according to the Manual Programming Flowchart.
 7. Write Reset Command twice to exit from program setup state or auto verify program setup state. Write it once to exit from others.
 8. Do not write the following Command sequences to the device: 60H + 60H, 30H + 30H, 20H + D_{IN}, 10H + D_{IN}. Data may be destroyed if these Commands are written.

■ ABSOLUTE MAXIMUM RATINGS

Item	Symbol	Value	Unit
Supply Voltage ¹	V _{CC}	-0.6 to +7.0	V
Programming Voltage ¹	V _{PP}	-0.6 to +14.0	V
A ₃ Voltage ^{1,2}	V _{ID}	-0.6 to +13.5	V
All Input and Output Voltage ^{1,2}	V _{IN} , V _{OUT}	-0.6 to +7.0	V
Operating Temperature Range	T _{OPR}	0 to +70	°C
Storage Temperature Range ³	T _{STG}	-65 to +125	°C
Storage Temperature Under Bias	T _{BIAS}	-10 to +80	°C

- Notes:
1. Relative to V_{SS}.
 2. V_{IN}, V_{OUT} and V_{ID} min = -2.0V for pulse width ≤ 20 ns.
 3. Device storage temperature range before programming.

■ 4496203 0025198 228 ■ HITACHI

Hitachi America, Ltd. • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

2-17

2

HN29C4001 Series

■ CAPACITANCE ($T_a = 25^\circ\text{C}$, $f = 1\text{MHz}$)

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Input Capacitance	C_{IN}	-	-	6	pF	$V_{IN} = 0\text{ V}$
Output Capacitance	C_{OUT}	-	-	12	pF	$V_{OUT} = 0\text{ V}$

■ DC ELECTRICAL CHARACTERISTICS FOR READ OPERATION

($V_{CC} = 5\text{ V} \pm 10\%$, $V_{PP} = V_{SS}$ to V_{CC} , $T_a = 0$ to 70°C)

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Input Leakage Current	I_{LI}	-	-	2	μA	$V_{IN} = V_{SS}$ to V_{CC}
Output Leakage Current	I_{LO}	-	-	2	μA	$V_{OUT} = V_{SS}$ to V_{CC}
Operating V_{CC} Current	I_{CC1}	-	-	30	mA	$I_{OUT} = 0\text{ mA}$, $f = 1\text{ MHz}$
	I_{CC2}	-	-	50	mA	$I_{OUT} = 0\text{ mA}$, $f = 8\text{ MHz}$
Standby V_{CC} Current	I_{SB1}	-	-	1	mA	$\overline{CE} = V_{IH}$
	I_{SB2}	-	-	20	μA	$\overline{CE} = V_{CC} \pm 0.3\text{ V}$
V_{PP} Current	I_{PP1}	-	-	20	μA	$V_{PP} = 5.5\text{ V}$
Input Voltage ³	V_{IL}	-0.5 ¹	-	0.8	V	
	V_{IH}	2.2 ³	-	$V_{CC} + 0.5$ ²	V	
Output Voltage	V_{OL}	-	-	0.45	V	$I_{OL} = 2.1\text{ mA}$
	V_{OH}	2.4	-	-	V	$I_{OH} = -400\text{ }\mu\text{A}$

- Notes:
- V_{IL} min = -1.0 V for pulse width $\leq 50\text{ ns}$. V_{IL} min = -2.0 V for pulse width $\leq 20\text{ ns}$.
 - V_{IH} max = $V_{CC} + 1.5\text{ V}$ for pulse width $\leq 20\text{ ns}$. If V_{IH} is over the specified maximum value, Read operation can not be guaranteed.
 - Only defined for DC and long cycle function test. V_{IL} max = 0.4 V, V_{IH} min = 3.0 V for AC function test.

■ AC ELECTRICAL CHARACTERISTICS FOR READ OPERATION

($V_{CC} = 5\text{ V} \pm 10\%$, $V_{PP} = V_{SS}$ to V_{CC} , $T_a = 0$ to 70°C)

Test Conditions

- Input pulse levels: 0.45 V / 2.4 V
- Input rise and fall times: $\leq 10\text{ ns}$
- Output load: 1 TTL Gate + 100 pF (Including scope and jig)
- Reference levels for measuring timing: 0.8 V, 2.0 V


Item	Symbol	HN29C4001-15		HN29C4001-17		Unit	Test Conditions
		Min.	Max.	Min.	Max.		
Address Access Time	t_{ACC}	-	150	-	170	ns	$\overline{CE} = \overline{OE} = V_{IL}$
Chip Enable Access Time	t_{CE}	-	150	-	170	ns	$\overline{OE} = V_{IL}$
Output Enable Access Time	t_{OE}	-	70	-	70	ns	$\overline{CE} = V_{IL}$
Output Disable to High-Z ¹	t_{DF}	0	50	0	60	ns	$\overline{CE} = V_{IL}$
Output Hold to Address Change	t_{OH}	5	-	5	-	ns	$\overline{CE} = \overline{OE} = V_{IL}$

Note: 1. t_{DF} is defined as the time at which the output becomes an open circuit and data is no longer driven

4496203 0025199 164

HITACHI

■ READ TIMING WAVEFORM



(TD.R.HN28F4001)

2

■ 4496203 0025200 706 ■

HITACHI

Hitachi America, Ltd. • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300


2-19

DC ELECTRICAL CHARACTERISTICS FOR PROGRAMMING AND ERASE OPERATIONS

($V_{CC} = 5V \pm 10\%$, $V_{PP} = 12.0V \pm 0.6V$, $T_a = 0$ to $+70^\circ C$)

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
Input Leakage Current	I_{LI}	-	-	2	μA	$V_{IN} = V_{SS}$ to V_{CC}	
Output Leakage Current	I_{LO}	-	-	2	μA	$V_{OUT} = V_{SS}$ to V_{CC}	
Operating V_{CC} Current	Read	I_{CC1}	-	-	30	mA	$I_{OUT} = 0$ mA, $f = 1$ MHz
							$I_{OUT} = 0$ mA, $f = 8$ MHz
	Program	I_{CC3}	-	-	30	mA	Programming
	Erase	I_{CC4}	-	-	30	mA	Erasing
	Program Verify	I_{CC5}	-	-	15	mA	Programming Verify
	Erase Verify	I_{CC6}	-	-	15	mA	Erase Verify
Standby V_{CC} Current		I_{SB1}	-	-	1	mA	$\overline{CE} = V_{IH}$
		I_{SB2}	-	-	200	μA	$\overline{CE} = V_{CC} \pm 0.3V$
V_{PP} Current	Read	I_{PP1}	-	-	200	μA	$V_{PP} = 12.6V$
	Program	I_{PP2}	-	-	50	mA	Programming
	Erase	I_{PP3}	-	-	80	mA	Erasing
	Program Verify	I_{PP4}	-	-	10	mA	Program Verify
	Erase Verify	I_{CC5}	-	-	10	mA	Erase Verify
Input Voltage		V_{IL}	-0.5 ⁵	-	0.8	V	
		V_{IH}	2.2 ⁷	-	$V_{CC} + 0.5$ ⁶	V	
Output Voltage		V_{OL}	-	-	0.45	V	$I_{OL} = 2.1$ mA
		V_{OH}	2.4	-	-	V	$I_{OH} = -400$ μA

Notes: 1. V_{CC}/V_{PP} power on/off timing: V_{CC} must be applied before or simultaneously with V_{PP} , and removed after or simultaneously with V_{PP} . These conditions must be satisfied at power on and off caused by power failure to the device.



- V_{PP} must not exceed 14 V, including overshoot.
- Device reliability may be adversely affected if the device is installed or removed while $V_{PP} = 12V$.
- When $\overline{CE} = V_{IL}$, do not change V_{PP} from V_{IL} to 12 V or 12 V to V_{IL} .
- V_{IL} min = -1.0 V for pulse width ≤ 20 ns.
- If V_{IH} is over the specified maximum value, programming operation cannot be guaranteed.
- Only defined for DC and long cycle function test. V_{IL} max = 0.4 V, V_{IH} min = 3.0 V for AC function test.

4496203 0025201 642 **HITACHI**

■ AC ELECTRICAL CHARACTERISTICS FOR PROGRAMMING AND ERASE OPERATIONS

($V_{CC} = 5V \pm 10\%$, $V_{PP} = 12.0V \pm 0.6V$, $T_a = 0$ to $70^\circ C$)

Test Conditions

- Input pulse levels: 0.45 V / 2.4 V
- Input rise and fall times: ≤ 10 ns
- Output load: 1 TTL Gate + 100 pF (Including scope and jig)
- Reference levels for measuring timing: 0.8 V, 2.0V

Item	Symbol	HN29C4001-15		HN29C4001-15		Unit
		Min.	Max.	Min.	Max.	
V_{PP} Setup Time	t_{VPS}	100	-	100	-	ns
Output Enable Setup Time	t_{OES}	100	-	100	-	ns
\overline{OE} Setup after Command	t_{OESA}	6	-	6	-	μs
\overline{CE} Setup after Command	t_{CESA}	6	-	6	-	μs
Chip Enable Hold Time	t_{CEH}	60	-	60	-	ns
Chip Enable Pulse Width	t_{CEP}	60	-	60	-	ns
Address Setup Time	t_{AS}	50	-	50	-	ns
Address Hold Time	t_{AH}	20	-	20	-	ns
Data Setup Time	t_{DS}	50	-	50	-	ns
Data Hold Time	t_{DH}	20	-	20	-	ns
Chip Enable Setup Time before Command Write	t_{CESC}	100	-	100	-	ns
\overline{CE} Setup before Verify	t_{CESV}	6	-	6	-	μs
\overline{OE} Setup before Verify	t_{OESV}	6	-	6	-	μs
V_{PP} Hold Time	t_{VPH}	100	-	100	-	ns
Standby Time Before Programming	t_{PPW}	25	-	25	-	μs
Erase Standby Time	t_{ET}	0.95	-	0.95	-	ms

- Notes:
1. \overline{CE} and \overline{OE} must be fixed high during V_{PP} transition from 5 V to 12 V or from 12 V to 5 V.
 2. t_{DF} is defined as the time at which the output becomes an open circuit and data is no longer driven.

2

■ 4496203 0025202 589 ■


HITACHI

Hitachi America, Ltd. • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

2-21

■ **MANUAL PROGRAMMING FLOWCHART**

The HN29C4001 can be programmed with the fast, high-reliability programming algorithm shown in the following flowchart. This algorithm provides fast programming time without any voltage stress to the device or deterioration in reliability of programmed data.




(FC.P.HN29C4001)

4496203 0025203 415

HITACHI

MANUAL PROGRAMMING TIMING WAVEFORM



(TD.MP.HN28F4001)

2

4496203 0025204 351


HITACHI

Hitachi America, Ltd. • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

2-23

■ MANUAL CHIP ERASE FLOWCHART


The HN29C4001 can be erased with the fast, high-reliability chip erase algorithm shown in the following flowchart. This algorithm provides a fast erase time without any voltage stress to the device or deterioration in data reliability.



*1. Refer to Manual Programming Flowchart


(FC.CE.HN29C4001)

MANUAL CHIP ERASE TIMING WAVEFORM



(TD.CE.HN28F4001)

READ TIMING WAVEFORM (V_{pp} APPLIED)



(TD.RTW.HN28F4001)

4496203 0025206 124

HITACHI

Hitachi America, Ltd. • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

2-25

2

■ DEVICE IDENTIFIER MODE DESCRIPTION


The Device Identifier Mode allows binary codes to be read from the outputs that identify the manufacturer and the type of device. Using this mode with programming equipment, the device will automatically match its own erase and programming algorithm.

■ HN28F4001 SERIES IDENTIFIER CODE

Identifier	A ₀	I/O ₇	I/O ₆	I/O ₅	I/O ₄	I/O ₃	I/O ₂	I/O ₁	I/O ₀	Hex Data
Manufacturer Code	V _{IL}	0	0	0	0	0	1	1	1	07
Device Code	V _{IH}	1	0	0	0	0	0	0	0	80

- Notes:
1. Device identifier code can be read out by applying 12.0 V ± 0.5 V to A9 when V_{PP}=V_{CC}, or inputting command while V_{PP}=12 V.
 2. V_{CC} = V_{PP}=5.0 V ± 10% when applying 12 V to A9.
V_{CC} = 5.0 V ± 10% and V_{PP} = 12.0 V ± 0.6 V in command inputs.
 3. A1 to A8, A10 to A18, CE, and OE = V_{IL}.


■ IDENTIFIER CODE READ TIMING WAVEFORM (V_{PP} = V_{SS} to V_{CC})



4496203 0025207 060

HITACHI

■ IDENTIFIER CODE READ TIMING WAVEFORM ($V_{pp} = 12V$)



2

■ 4496203 0025208 TT7 ■

HITACHI

Hitachi America, Ltd. • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300

2-27