# LH52250AL

### **FEATURES**

- Access Times: 70/100 ns
- Automatic Power Down During Long Read Cycles
- Low Power Standby When Deselected
- TTL Compatible I/O
- 5 V ± 10% Supply
- Fully Static Operation
- 2 V Data Retention
- Packages:

28-Pin, 300-mil DIP 28-Pin, 600-mil DIP 28-Pin, 450-mil SOP

# **FUNCTIONAL DESCRIPTION**

The LH52250AL is a high-density 262,144 bit static RAM organized as 32K×8. An efficient design is obtained with a CMOS periphery and a matrix constructed with polysilicon load memory cells.

This RAM is fully static in operation. The Chip Enable  $(\overline{E})$  control permits Read and Write operations when active (LOW) or places the RAM in a low-power standby mode when inactive (HIGH). Standby power (IsB<sub>1</sub>) drops to its lowest level if  $\overline{E}$  is raised to within 0.2 V of Vcc.

Write cycles occur when both Chip Enable  $(\overline{E})$  and Write Enable  $(\overline{W})$  are LOW. Data is transferred from the DQ pins to the memory location specified by the 15 address lines. The proper use of the Output Enable control  $(\overline{G})$  can prevent bus contention.

When  $\overline{E}$  is LOW and  $\overline{W}$  is HIGH, a static Read will occur at the memory location specified by the address lines.  $\overline{G}$  must be brought LOW to enable the outputs. Since the device is fully static in operation, new Read cycles can be performed by simply changing the address. An Automatic Power Down feature decreases current consumption when Read cycles extend beyond their minimum cycle time.

High-frequency design techniques should be employed to obtain the best performance from this device. Solid, low-impedance power and ground planes, with high-frequency decoupling capacitors, are recommended. Series termination of the inputs should be considered when transmission line effects occur.

### **PIN CONNECTIONS**




Figure 1. Pin Connections for DIP and SOP Packages




Figure 2. LH52250AL Block Diagram

# **TRUTH TABLE**

Ē	G	w	MODE	DQ	lcc
Н	Х	х	Standby	High-Z	Standby
L	Н	Н	Read	High-Z	Active
L	L	Н	Read	Data Out	Active
L	х	L	Write	Data In	Active

# NOTE:

X = Don't Care, L = LOW, H = HIGH

# **PIN DESCRIPTIONS**

PIN	DESCRIPTION
A <sub>0</sub> – A <sub>14</sub>	Address Inputs
DQ <sub>0</sub> – DQ <sub>7</sub>	Data Inputs/Outputs
Ē	Chip Enable input
G	Output Enable input
w	Write Enable input
Vcc	Positive Power Supply
Vss Ground	

# ABSOLUTE MAXIMUM RATINGS 1

PARAMETER	RATING		
Vcc to Vss Potential	-0.5 V to 7 V		
Input Voltage Range	-0.5 V to Vcc + 0.5 V		
DC Output Current <sup>2</sup>	± 40 mA		
Storage Temperature Range	-65°C to 150°C		
Power Dissipation (Package Limit)	1.0 W		

#### NOTES:

- Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating for transient conditions only. Functional operation of the device at these or any other conditions above those indicated in the "Operating Range" of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Outputs should not be shorted for more than 30 seconds. No more than one output should be shorted at any time.

### **OPERATING RANGES**

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT	
TA	Temperature, Ambient	0		70	°C	
Vcc	Supply Voltage	4.5	5.0	5.5	٧	
Vss	Supply Voltage	0	0	0	٧	
VIL	Logic "0" Input Voltage 1	-0.5		0.8	٧	
ViH	Logic "1" Input Voltage	2.2		Vcc + 0.5	V	

### NOTE:

1. Negative undershoot of up to 3.0 V is permitted once per cycle.

### DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
lcc1	Operating Current <sup>1</sup>	t <sub>RC</sub> = 70 ns			80	mA
lcc <sub>1</sub>	Operating Current <sup>1</sup>	tRC = 100 ns			70	mA
I <sub>SB1</sub>	Standby Current	E ≥ Vcc - 0.2 V			0.1	mA
ISB2	Standby Current	Ë≥ViH			3	mA
↓LI	Input Leakage Current	V <sub>IN</sub> = 0 V to V <sub>C</sub> C	-1		1	μΑ
ILO	I/O Leakage Current	V <sub>IN</sub> = 0 V to V <sub>CC</sub>	-1		1	μА
Vон	Output High Voltage	I <sub>OH</sub> = -1.0 mA	2.4			٧
VoL	Output Low Voltage	loL = 2.0 mA			0.4	٧
VDR	Data Retention Voltage	E ≥ Vcc - 0.2 V	2		5.5	٧
IDR	Data Retention Current	$VCC = 3 \text{ V}, \overline{E} \ge V_{CC} - 0.2 \text{ V}$		6	50	μΑ

### NOTE:

1. Icc is dependent upon output loading and cycle rates. Specified values are with outputs open, operating at specified cycle times.

# **AC TEST CONDITIONS**

PARAMETER	RATING
Input Pulse Levels	0.6 to 2.4 V
Input Rise and Fall Times	10 ns
Input and Output Timing Ref. Levels	1.5 V
Output Load, Timing Tests	Figure 3

# CAPACITANCE 1,2

PARAMETER	RATING
CIN (Input Capacitance)	7 pF
C <sub>DQ</sub> (I/O Capacitance)	10 pF

#### NOTE:

- 1. Capacitances are maximum values at  $25^{\circ}$ C measured at 1.0MHz with  $V_{Bias} = 0$  V and  $V_{CC} = 5.0$  V.
- 2. Sample tested only.




Figure 3. Output Load Circuit

# **DATA RETENTION TIMING**

 $\overline{E}$  must be held above the lesser of V<sub>IH</sub> or V<sub>CC</sub> - 0.2 V to assure proper operation when V<sub>CC</sub> < 4.5 V.  $\overline{E}$  must be V<sub>CC</sub> - 0.2 V or greater to meet I<sub>DR</sub> specification. All other inputs are "Don't Care."




Figure 4. Data Retention Timing

# AC ELECTRICAL CHARACTERISTICS 1 (Over Operating Range)

SYMBOL	DESCRIPTION	_	-70		-10	
STMBOL	DESCRIPTION	MIN	MAX	MIN	MAX	UNITS
	READ CYC	CLE				
trc	Read Cycle Time	70		100		ns
taa	Address Access Time		70		100	ns
tон	Output Hold from Address Change	10		10		ns
tea	E Low to Valid Data		70		100	ns
telz	E Low to Output Active <sup>2,3</sup>	5		5		ns
tenz	E High to Output High-Z <sup>2,3</sup>	0	35	0	45	ns
tga	G Low to Valid Data		40		60	ns
tgLZ	G Low to Output Active <sup>2,3</sup>	5		5		ns
tgHZ	G High to Output High-Z 2,3	0	35	0	45	ns
	WRITE CYC	CLE				
twc	Write Cycle Time	70		100		ns
tew	E Low to End of Write	45		65		ns
taw	Address Valid to End of Write	65		90		ns
tas	Address Setup	0		0		ns
twr	Address Hold from End of Write	0		0		ns
twp	W-Pulse Width	45		65		ns
tow	Input Data Setup Time	30		35		ns
tDH	Input Data Hold Time	0		0		ns
twnz	W Low to Output High-Z <sup>2,3</sup>	0	40	0	45	ns
twLZ	W High to Output Active <sup>2,3</sup>	5		5		ns

### NOTES:

- 1. AC Electrical Characteristics specified at "AC Test Conditions" levels.
- 2. Active output to High-Z and High-Z to output active tests specified for a  $\pm 200$  mV transition from steady state levels into the test load.
- 3. Sample tested only.

# TIMING DIAGRAMS - READ CYCLE

# Read Cycle No. 1

Chip is in Read Mode:  $\overline{W}$  is HIGH,  $\overline{E}$  is LOW and  $\overline{G}$  is LOW. Read Cycle timing is referenced from when all addresses are stable until the first address transition. Crosshatched portion of Data Out implies that data lines are in the Low-Z state but the data is not guaranteed to be valid until tax.

### Read Cycle No. 2

Chip is in Read Mode:  $\overline{W}$  is HIGH. Timing illustrated for the case when addresses are valid before  $\overline{E}$  goes LOW. Data Out is not specified to be valid until tea or tea, but may become valid as soon as tell or teals. Outputs will transition directly from High-Z to Valid Data Out. Valid Data will be present following teal only if teal timing is met.




Figure 5. Read Cycle No. 1




Figure 6. Read Cycle No. 2

### TIMING DIAGRAMS - WRITE CYCLE

Addresses must be stable during Write Cycles. The outputs will remain in the High-Z state if  $\overline{W}$  is LOW when  $\overline{E}$  goes LOW. If  $\overline{G}$  is HIGH, the outputs will remain in the High-Z state. Although these examples illustrate timing with  $\overline{G}$  active, it is recommended that  $\overline{G}$  be held HIGH for all Write cycles. This will prevent the LH52250A/LH52250AL's outputs from becoming active, preventing bus contention, thereby reducing system noise.

# Write Cycle No. 1 (W Controlled)

Chip is selected:  $\overline{E}$  is LOW,  $\overline{G}$  is LOW. Using only  $\overline{W}$  to control Write Cycles may not offer the best performance since both twHz and tpw timing specifications must be met.

# Write Cycle No. 2 (E Controlled)

 $\overline{G}$  is LOW. DQ lines may transition to Low-Z if the falling edge of  $\overline{W}$  occurs after the falling edge of  $\overline{E}$ .




Figure 7. Write Cycle No. 1




Figure 8. Write Cycle No. 2

# **ORDERING INFORMATION**

