



IBM0117805 IBM0117805M
IBM0117805B IBM0117805P

2M x 8 11/10 EDO DRAM

Features

- 2,097,152 word by 8 bit organization
- Single 3.3V ± 0.3V or 5.0V ± 0.5V power supply
- Standard Power (SP) and Low Power (LP)
- 2048 Refresh Cycles
 - 32 ms Refresh Rate (SP version)
 - 128 ms Refresh Rate (LP version)
- High Performance:
- Low Power Dissipation
 - Active (max) - 75 mA / 60 mA
 - Standby: TTL Inputs (max) - 1.0 mA
 - Standby: CMOS Inputs (max)
 - 1.0 mA (SP version)
 - 0.1 mA (LP version)
 - Self Refresh (LP version only)
 - 200µA (3.3 Volt)
 - 300µA (5.0 Volt)
- Extended Data Out (Hyper Page) Mode
- Read-Modify-Write
- $\overline{\text{RAS}}$ Only and $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh
- Hidden Refresh
- Package: TSOP-II 28 (400mil x 725mil)
SOJ 28 (300mil)


		-50	-60	Units
t_{RAC}	$\overline{\text{RAS}}$ Access Time	50	60	ns
t_{CAC}	$\overline{\text{CAS}}$ Access Time	13	15	ns
t_{AA}	Column Address Access Time	25	30	ns
t_{RC}	Cycle Time	84	104	ns
t_{HPC}	EDO (Hyper Page) Mode Cycle Time	20	25	ns

Description

The IBM0117805 is a dynamic RAM organized 2,097,152 words by 8 bits, which has a very low "sleep mode" power consumption option. These devices are fabricated in IBM's advanced 0.5µm CMOS silicon gate process technology. The circuit and process have been carefully designed to pro-

vide high performance, low power dissipation, and high reliability. The devices operate with a single 3.3V ± 0.3V or 5.0V ± 0.5V power supply. The 21 addresses required to access any bit of data are multiplexed (11 are strobed with $\overline{\text{RAS}}$, 10 are strobed with $\overline{\text{CAS}}$).

Pin Assignments (Top View)



Pin Description

$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{WE}}$	Read/Write Input
A0 - A10	Address Inputs
$\overline{\text{OE}}$	Output Enable
I/O0 - I/O7	Data Input/Output
V_{CC}	Power (+3.3V or +5.0V)
V_{SS}	Ground



IBM0117805 IBM0117805M
 IBM0117805B IBM0117805P
 2M x 8 11/10 EDO DRAM


Ordering Information

Part Number	SP / LP	Self Refresh	Power Supply	Speed	Package	Notes
IBM0117805T3 -50	SP	No	5.0V	50ns	400mil TSOP-II 28	1
IBM0117805T3 -60	SP	No	5.0V	60ns	400mil TSOP-II 28	1
IBM0117805BT3 -50	SP	No	3.3V	50ns	400mil TSOP-II 28	1
IBM0117805BT3 -60	SP	No	3.3V	60ns	400mil TSOP-II 28	1
IBM0117805MT3 -50	LP	Yes	5.0V	50ns	400mil TSOP-II 28	1
IBM0117805MT3 -60	LP	Yes	5.0V	60ns	400mil TSOP-II 28	1
IBM0117805PT3 -50	LP	Yes	3.3V	50ns	400mil TSOP-II 28	1
IBM0117805PT3 -60	LP	Yes	3.3V	60ns	400mil TSOP-II 28	1
IBM0117805J1 -50	SP	No	5.0V	50ns	300mil SOJ 28	1
IBM0117805J1 -60	SP	No	5.0V	60ns	300mil SOJ 28	1
IBM0117805BJ1 -50	SP	No	3.3V	50ns	300mil SOJ 28	1
IBM0117805BJ1 -60	SP	No	3.3V	60ns	300mil SOJ 28	1
IBM0117805MJ1 -50	LP	Yes	5.0V	50ns	300mil SOJ 28	1
IBM0117805MJ1 -60	LP	Yes	5.0V	60ns	300mil SOJ 28	1
IBM0117805PJ1 -50	LP	Yes	3.3V	50ns	300mil SOJ 28	1
IBM0117805PJ1 -60	LP	Yes	3.3V	60ns	300mil SOJ 28	1

1. SP = Standard Power version (IBM0117805 and IBM0117805B); LP = Low Power version (IBM0117805M and IBM0117805P)



Block Diagram





IBM0117805 IBM0117805M
 IBM0117805B IBM0117805P
 2M x 8 11/10 EDO DRAM

Truth Table

Function		$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	Row Address	Col Address	I/O0 - I/O7
Standby		H	H→X	X	X	X	X	High Impedance
Read		L	L	H	L	Row	Col	Data Out
Early-Write		L	L	L	X	Row	Col	Data In
Delayed-Write		L	L	H→L	H	Row	Col	Data In
Read-Modify-Write		L	L	H→L	L→H	Row	Col	Data Out, Data In
EDO (Hyper Page) Mode Read	1st Cycle	L	H→L	H	L	Row	Col	Data Out
	2nd Cycle	L	H→L	H	L	N/A	Col	Data Out
EDO (Hyper Page) Mode Write	1st Cycle	L	H→L	L	X	Row	Col	Data In
	2nd Cycle	L	H→L	L	X	N/A	Col	Data In
EDO (Hyper Page) Mode Read-Modify-Write	1st Cycle	L	H→L	H→L	L→H	Row	Col	Data Out, Data In
	2nd Cycle	L	H→L	H→L	L→H	N/A	Col	Data Out, Data In
$\overline{\text{RAS}}$ -Only Refresh		L	H	X	X	Row	N/A	High Impedance
$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh		H→L	L	H	X	X	N/A	High Impedance
Hidden Refresh	Read	L→H→L	L	H	L	Row	Col	Data Out
	Write	L→H→L	L	L→H	X	Row	Col	Data In
Self Refresh (LP version only)		H→L	L	L	H	X	X	X



Absolute Maximum Ratings

Symbol	Parameter	Rating		Units	Notes
		3.3 Volt Device	5.0 Volt Device		
V _{CC}	Power Supply Voltage	-0.5 to +4.6	-1.0 to +7.0	V	1
V _{IN}	Input Voltage	-0.5 to min (V _{CC} +0.5, 4.6)	-0.5 to min (V _{CC} +0.5, 7.0)	V	1
V _{OUT}	Output Voltage	-0.5 to min (V _{CC} +0.5, 4.6)	-0.5 to min (V _{CC} +0.5, 7.0)	V	1
T _{OPR}	Operating Temperature	0 to +70	0 to +70	°C	1
T _{STG}	Storage Temperature	-55 to +150	-55 to +150	°C	1
P _D	Power Dissipation	1.0	1.0	W	1
I _{OUT}	Short Circuit Output Current	50	50	mA	1

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions (T_A= 0 to 70°C)

Symbol	Parameter	3.3 Volt Device			5.0 Volt Device			Units	Notes
		Min.	Typ.	Max.	Min.	Typ.	Max.		
V _{CC}	Supply Voltage	3.0	3.3	3.6	4.5	5.0	5.5	V	1
V _{IH}	Input High Voltage	2.0	—	V _{CC} + 0.5	2.4	—	V _{CC} + 0.5	V	1, 2
V _{IL}	Input Low Voltage	-0.5	—	0.8	-0.5	—	0.8	V	1, 2

1. All voltages referenced to V_{SS}.
2. V_{IH} may overshoot to V_{CC} + 1.2V for pulse widths of ≤ 4.0ns with 3.3 Volt, or V_{CC} + 2.0V for pulse widths of ≤ 4.0ns (or V_{CC} + 1.0V for ≤ 8.0ns) with 5.0 Volt. Additionally, V_{IL} may undershoot to -2.0V for pulse widths ≤ 4.0ns with 3.3 Volt, or to -2.0V for pulse widths ≤ 4.0ns (or -1.0V for ≤ 8.0ns) with 5.0 Volt. Pulse widths measured at 50% points with amplitude measured peak to DC reference.

Capacitance (T_A= 25°C, V_{CC}= 3.3V ± 0.3V or V_{CC}= 5.0V ± 0.5V)

Symbol	Parameter	Min.	Max.	Units	Notes
C _{I1}	Input Capacitance (A0 - A10)	—	5	pF	1
C _{I2}	Input Capacitance ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$)	—	7	pF	1
C _O	Output Capacitance (I/O0 - I/O7)	—	7	pF	1

1. Input capacitance measurements made with rise time shift method with $\overline{\text{CAS}}$ & $\overline{\text{RAS}}$ = V_{IH} to disable output.



IBM0117805 IBM0117805M
 IBM0117805B IBM0117805P
 2M x 8 11/10 EDO DRAM

DC Electrical Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$ or $V_{CC} = 5.0\text{V} \pm 0.5\text{V}$)

Symbol	Parameter		Min.	Max.	Units	Notes
I _{CC1}	Operating Current Average Power Supply Operating Current (RAS, CAS, Address Cycling: t _{RC} = t _{RC} min.)	-50	—	75	mA	1, 2, 3
		-60	—	60		
I _{CC2}	Standby Current (TTL) Power Supply Standby Current (RAS = CAS = V _{IH})		—	1	mA	
I _{CC3}	RAS Only Refresh Current Average Power Supply Current, RAS Only Mode (RAS Cycling, CAS = V _{IH} ; t _{RC} = t _{RC} min)	-50	—	75	mA	1, 3
		-60	—	60		
I _{CC4}	EDO (Hyper Page) Mode Current Average Power Supply Current (RAS = V _{IL} , CAS, Address Cycling: t _{PC} = t _{PC} min)	-50	—	35	mA	1, 2, 3
		-60	—	30		
I _{CC5}	Standby Current (CMOS) Power Supply Standby Current (RAS = CAS = V _{CC} - 0.2V)	SP version	—	1	mA	
		LP version	—	0.1		
I _{CC6}	CAS Before RAS Refresh Current Average Power Supply Current, CAS Before RAS Mode (RAS, CAS, Cycling: t _{RC} = t _{RC} min)	-50	—	75	mA	1, 3
		-60	—	60		
I _{CC7}	Self Refresh Current, LP version only Average Power Supply Current during Self Refresh CBR cycle with RAS ≥ t _{RASS} (min); CAS held low; WE = V _{CC} - 0.2V; Addresses and D _{IN} = V _{CC} - 0.2V or 0.2V.	3.3V	—	200	μA	
		5.0V	—	300		
I _{I(L)}	Input Leakage Current Input Leakage Current, any input (0.0 ≤ V _{IN} ≤ (V _{CC} + 0.3V)), All Other Pins Not Under Test = 0V		-5	+5	μA	
I _{O(L)}	Output Leakage Current (D _{OUT} is disabled, 0.0 ≤ V _{OUT} ≤ V _{CC})		-5	+5	μA	
V _{OH}	Output Level (TTL) Output "H" Level Voltage (I _{OUT} = -2.0mA for 3.3V, or I _{OUT} = -5mA for 5.0V)		2.4	V _{CC}	V	
V _{OL}	Output Level (TTL) Output "L" Level Voltage (I _{OUT} = +2.0mA for 3.3V, or I _{OUT} = +4.2mA for 5.0V)		0.0	0.4	V	

1. I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} depend on cycle rate.
 2. I_{CC1} and I_{CC4} depend on output loading. Specified values are obtained with the output open.
 3. Address can be changed once or less while RAS = V_{IL}. In the case of I_{CC4}, it can be changed once or less when CAS = V_{IH}.


AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$ or $V_{CC} = 5.0\text{V} \pm 0.5\text{V}$)

1. An initial pause of $200\mu\text{s}$ is required after power-up followed by 8 $\overline{\text{RAS}}$ only refresh cycles before proper device operation is achieved. In case of using the internal refresh counter, a minimum of 8 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycles instead of 8 $\overline{\text{RAS}}$ only refresh cycles is required.
2. AC measurements assume $t_T = 2\text{ns}$.
3. $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
4. Valid column addresses are A0 through A9.

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Symbol	Parameter	-50		-60		Units	Notes
		Min.	Max.	Min.	Max.		
t_{RC}	Random Read or Write Cycle Time	84	—	104	—	ns	
t_{RP}	$\overline{\text{RAS}}$ Precharge Time	30	—	40	—	ns	
t_{CP}	$\overline{\text{CAS}}$ Precharge Time	8	—	10	—	ns	
t_{RAS}	$\overline{\text{RAS}}$ Pulse Width	50	10K	60	10K	ns	
t_{CAS}	$\overline{\text{CAS}}$ Pulse Width	8	10K	10	10K	ns	
t_{ASR}	Row Address Setup Time	0	—	0	—	ns	
t_{RAH}	Row Address Hold Time	10	—	10	—	ns	
t_{ASC}	Column Address Setup Time	0	—	0	—	ns	
t_{CAH}	Column Address Hold Time	8	—	10	—	ns	
t_{RCD}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	14	37	14	45	ns	1
t_{RAD}	$\overline{\text{RAS}}$ to Column Address Delay Time	12	25	12	30	ns	2
t_{RSH}	$\overline{\text{RAS}}$ Hold Time	8	—	10	—	ns	
t_{CSH}	$\overline{\text{CAS}}$ Hold Time	38	—	45	—	ns	
t_{CRP}	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	5	—	5	—	ns	
t_{DZO}	$\overline{\text{OE}}$ Delay Time from D_{IN}	0	—	0	—	ns	3
t_{DZC}	$\overline{\text{CAS}}$ Delay Time from D_{IN}	0	—	0	—	ns	3
t_T	Transition Time (Rise and Fall)	2	50	2	50	ns	4

1. Operation within the $t_{RCD}(\text{max.})$ limit ensures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
2. Operation within the $t_{RAD}(\text{max.})$ limit ensures that $t_{RAC}(\text{max.})$ can be met. $t_{RAD}(\text{max.})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, then access time is controlled by t_{AA} .
3. Either t_{DZC} or t_{DZO} must be satisfied.
4. AC measurements assume $t_T = 2\text{ns}$.



IBM0117805 IBM0117805M
 IBM0117805B IBM0117805P
 2M x 8 11/10 EDO DRAM

Write Cycle

Symbol	Parameter	-50		-60		Units	Notes
		Min.	Max.	Min.	Max.		
t_{WCS}	Write Command Set Up Time	0	—	0	—	ns	1
t_{WCH}	Write Command Hold Time	7	—	10	—	ns	
t_{WP}	Write Command Pulse Width	7	—	10	—	ns	
t_{RWL}	Write Command to \overline{RAS} Lead Time	7	—	10	—	ns	
t_{CWL}	Write Command to \overline{CAS} Lead Time	7	—	10	—	ns	
t_{OED}	\overline{OE} to D_{IN} Delay Time	13	—	15	—	ns	2
t_{DS}	D_{IN} Setup Time	0	—	0	—	ns	3
t_{DH}	D_{IN} Hold Time	7	—	10	—	ns	3

- t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$ and $t_{AWD} \geq t_{AWD}(\text{min})$, the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.
- Either t_{CDD} or t_{OED} must be satisfied.
- These parameters are referenced to \overline{CAS} leading edge in early write cycles and to \overline{WE} leading edge in Read-Modify-Write cycles.



Read Cycle

Symbol	Parameter	-50		-60		Units	Notes
		Min.	Max.	Min.	Max.		
t_{RAC}	Access Time from \overline{RAS}	—	50	—	60	ns	1, 2, 3
t_{CAC}	Access Time from \overline{CAS}	—	13	—	15	ns	1, 3
t_{AA}	Access Time from Address	—	25	—	30	ns	2, 3
t_{OEA}	Access Time from \overline{OE}	—	13	—	15	ns	3
t_{RCS}	Read Command Setup Time	0	—	0	—	ns	
t_{RCH}	Read Command Hold Time to \overline{CAS}	0	—	0	—	ns	4
t_{RRH}	Read Command Hold Time to \overline{RAS}	0	—	0	—	ns	4
t_{RAL}	Column Address to \overline{RAS} Lead Time	25	—	30	—	ns	
t_{CLZ}	\overline{CAS} to Output in Low-Z	0	—	0	—	ns	3
t_{OFF}	Output Buffer Turn-Off Delay	—	13	—	15	ns	5, 6
t_{CDD}	\overline{CAS} to D_{IN} Delay Time	13	—	15	—	ns	7
t_{OEZ}	Output Buffer Turn-Off Delay from \overline{OE}	—	13	—	15	ns	5
t_{OES}	\overline{OE} Setup Time Prior to \overline{CAS}	5	—	5	—	ns	
t_{ORD}	\overline{OE} Setup Time Prior to \overline{RAS} (Hidden Refresh)	0	—	0	—	ns	

1. Operation within the $t_{RCD}(\max.)$ limit ensures that $t_{RAC}(\max.)$ can be met. $t_{RCD}(\max.)$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\max.)$ limit, then access time is controlled by t_{CAC} .
2. Operation within the $t_{RAD}(\max.)$ limit ensures that $t_{RAC}(\max.)$ can be met. $t_{RAD}(\max.)$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\max.)$ limit, then access time is controlled by t_{AA} .
3. Measured with the specified current load and 100pF at $V_{OL} = 0.8V$ and $V_{OH} = 2.0V$.
4. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
5. $t_{OFF}(\max)$ and $t_{OEZ}(\max)$ define the time at which the output achieves the open circuit condition and are not referenced to output voltage levels.
6. t_{OFF} is referenced from the rising edge of \overline{RAS} or \overline{CAS} , which ever is last.
7. Either t_{CDD} or t_{OED} must be satisfied.



IBM0117805 IBM0117805M
 IBM0117805B IBM0117805P
 2M x 8 11/10 EDO DRAM

Read-Modify-Write Cycle

Symbol	Parameter	-50		-60		Units	Notes
		Min.	Max.	Min.	Max.		
t_{RWC}	Read-Modify-Write Cycle Time	110	—	135	—	ns	
t_{RWD}	\overline{RAS} to \overline{WE} Delay Time	67	—	79	—	ns	1
t_{CWD}	\overline{CAS} to \overline{WE} Delay Time	30	—	34	—	ns	1
t_{AWD}	Column Address to \overline{WE} Delay Time	42	—	49	—	ns	1
t_{OEH}	\overline{OE} Command Hold Time	7	—	10	—	ns	

- t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data pin will remain open circuit (high impedance) through the entire cycle. If $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$ and $t_{AWD} \geq t_{AWD}(\text{min})$, the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.

Extended Data Out (Hyper Page) Mode Cycle

Symbol	Parameter	-50		-60		Units	Notes
		Min.	Max.	Min.	Max.		
t_{HCAS}	EDO (Hyper Page) Mode \overline{CAS} Pulse Width	8	10K	10	10K	ns	
t_{HPC}	EDO (Hyper Page) Mode Cycle Time (Read/Write)	20	—	25	—	ns	
t_{HPRWC}	EDO (Hyper Page) Mode Read Modify Write Cycle Time	51	—	60	—	ns	
t_{DOH}	Data-out Hold Time from \overline{CAS}	5	—	5	—	ns	
t_{WHZ}	Output buffer Turn-Off Delay from \overline{WE}	0	10	0	10	ns	
t_{WPZ}	\overline{WE} Pulse Width to Output Disable at \overline{CAS} High	7	—	10	—	ns	
t_{CPRH}	\overline{RAS} Hold Time from \overline{CAS} Precharge	30	—	35	—	ns	
t_{CPA}	Access Time from \overline{CAS} Precharge	—	28	—	35	ns	1
t_{RASP}	EDO (Hyper Page) Mode \overline{RAS} Pulse Width	50	200K	60	200K	ns	
t_{OEP}	\overline{OE} Precharge	5	—	5	—	ns	
t_{OEHC}	\overline{OE} High Hold Time from \overline{CAS} High	5	—	5	—	ns	

- Measured with the specified current load and 100pF at $V_{OL} = 0.8V$ and $V_{OH} = 2.0V$.



Refresh Cycle

Symbol	Parameter	-50		-60		Units	Notes
		Min.	Max.	Min.	Max.		
t _{CSR}	$\overline{\text{CAS}}$ Setup Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh Cycle)	5	—	5	—	ns	
t _{CHR}	$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh Cycle)	10	—	10	—	ns	
t _{WRP}	$\overline{\text{WE}}$ Setup Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh Cycle)	10	—	10	—	ns	
t _{WRH}	$\overline{\text{WE}}$ Hold Time ($\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Cycle)	10	—	10	—	ns	
t _{RPC}	$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	5	—	5	—	ns	

Self Refresh Cycle - Low Power Version Only

Symbol	Parameter	-50		-60		Units	Notes
		Min.	Max.	Min.	Max.		
t _{RASS}	$\overline{\text{RAS}}$ Pulse Width During Self Refresh Cycle	100	—	100	—	μs	1
t _{RPS}	$\overline{\text{RAS}}$ Precharge Time During Self Refresh Cycle	89	—	104	—	ns	1
t _{CHS}	$\overline{\text{CAS}}$ Hold Time From $\overline{\text{RAS}}$ Rising During Self Refresh Cycle	-50	—	-50	—	ns	1, 2
t _{CHD}	$\overline{\text{CAS}}$ Hold Time From $\overline{\text{RAS}}$ Falling During Self Refresh Cycle	350	—	350	—	μs	1, 2

- When using Self Refresh mode, the following refresh operations must be performed to ensure proper DRAM operation:
 If row addresses are being refreshed in an EVENLY DISTRIBUTED manner over the refresh interval using CBR refresh cycles, then only one CBR cycle must be performed immediately after exit from Self Refresh.
 If row addresses are being refreshed in any other manner (ROR- Distributed/Burst; or CBR-Burst) over the refresh interval, then a full set of row refreshes must be performed immediately before entry to and immediately after exit from Self Refresh.
- If t_{RASS} > t_{CHD} (min) then t_{CHD} applies. If t_{RASS} ≤ t_{CHD} (min) then t_{CHS} applies.

Refresh


Symbol	Parameter	-50		-60		Units	Notes	
		Min.	Max.	Min.	Max.			
t _{REF}	Refresh Period	SP version	—	32	—	32	ms	1
		LP version	—	128	—	128		

- 2048 cycles.




IBM0117805 IBM0117805M
 IBM0117805B IBM0117805P
 2M x 8 11/10 EDO DRAM

Read Cycle






Write Cycle (Early Write)






IBM0117805 IBM0117805M
 IBM0117805B IBM0117805P
 2M x 8 11/10 EDO DRAM

Write Cycle (Delayed Write)






Read-Modify-Write Cycle





IBM0117805 IBM0117805M
 IBM0117805B IBM0117805P
 2M x 8 11/10 EDO DRAM


EDO (Hyper Page) Mode Read Cycle






IBM0117805 IBM0117805M
 IBM0117805B IBM0117805P
 2M x 8 11/10 EDO DRAM

EDO (Hyper Page) Mode Read Cycle (\overline{WE} Control)






EDO (Hyper Page) Mode Read Modify Write Cycle






IBM0117805 IBM0117805M
 IBM0117805B IBM0117805P
 2M x 8 11/10 EDO DRAM


EDO (Hyper Page) Mode Read and Write Cycle





RAS Only Refresh Cycle




 : "H" or "L"

NOTE: \overline{WE} , \overline{OE} and D_{IN} are "H" or "L"



IBM0117805 IBM0117805M
 IBM0117805B IBM0117805P
 2M x 8 11/10 EDO DRAM


CAS Before RAS Refresh Cycle



NOTE: Address is "H" or "L"




Hidden Refresh Cycle (Read)






IBM0117805 IBM0117805M
 IBM0117805B IBM0117805P
 2M x 8 11/10 EDO DRAM


Hidden Refresh Cycle (Write)




 : "H" or "L"



Self Refresh Cycle (Sleep Mode) - Low Power version only



 : "H" or "L"




NOTES:

1. Address and \overline{OE} are "H" or "L"
2. Once \overline{RAS} (min) is provided and \overline{RAS} remains low, the DRAM will be in Self Refresh, commonly known as "Sleep Mode."
3. If $t_{RASS} > t_{CHD}$ (min) then t_{CHD} applies.
 If $t_{RASS} \leq t_{CHD}$ (min) then t_{CHS} applies.



IBM0117805 IBM0117805M
IBM0117805B IBM0117805P
2M x 8 11/10 EDO DRAM


Package Dimensions (400 mil; 28/28 lead; Thin Small Outline Package)



NOTE: All dimensions are in millimeters; Package diagrams are not drawn to scale



Package Dimensions (300 mil; 28/28 lead; Small Outline J-Lead)



NOTE: All dimensions are in millimeters; Package diagrams are not drawn to scale



IBM0117805 IBM0117805M
 IBM0117805B IBM0117805P
 2M x 8 11/10 EDO DRAM

Revision Log

Revision	Contents Of Modification
11/15/95	Initial Release
12/10/95	<ol style="list-style-type: none"> The Low Power and Standard Power Specifications were combined. ES# 43G9060 and ES# 28H4724 were combined into ES# 28H4724. Added Die Rev E part numbers. A -6R speed sort was added, with the following differences over the -60 speed sort: <ul style="list-style-type: none"> t_{CAC} was increased from 15ns to 17ns for the -6R speed sort t_{RCD} (max) was decreased from 45ns to 43ns for the -6R speed sort. t_{CWD} was increased from 34ns to 36ns for the -6R speed sort. t_{OEA} was increased from 15ns to 17ns for the -6R speed sort. t_{CHD} was added to the Self Refresh Cycle with a value of 350μs for all speed sorts. The Self Refresh timing diagram was changed to allow \overline{CAS} to go high t_{CHD} (350μs) after \overline{RAS} falls entering a Self Refresh. The CBR timing diagram was changed to allow \overline{CAS} to remain low for back-to-back CBR cycles. \overline{WE} for the Hidden Refresh Write cycle in the Truth Table was changed from "L" to "H".
09/01/96	<ol style="list-style-type: none"> I_{CC2} was changed from 2mA to 1mA. $I_{I(L)}$ and $I_{O(L)}$ were altered from +/- 10uA to +/- 5uA. t_{RC} was changed from 89ns to 84ns for the -50 speed sort. t_{CSH} changed from 45ns to 38ns, 50ns to 45ns, and 55ns to 50ns for the -50, -60, and -70 speed sorts, respectively. t_T was initially at a max of 30ns. It has been modified to 50ns for all speed sorts. t_{CPA} was decreased from 30ns to 28ns for the -50 speed sort. t_{RASP} max of 125K was raised to 200K for all speed sorts. t_{OEP} was changed from 10ns to 5ns for all speed sorts. t_{OEHC} was also lowered from 10ns to 5ns for all speed sorts. t_{RP} was changed from 35ns to 30ns for the -50 speed sort.
03/19/97	<ol style="list-style-type: none"> \overline{WE} for the Hidden Refresh Write cycle in the Truth Table was changed from "H" to "L→H". t_{OED} was moved from the Common Parameters table to the Write Cycle Parameters Table. t_{RWC} for the -50 part was changed from 115ns to 100ns. The note "Implementing \overline{WE} at \overline{RAS} time during a Read or Write cycle is optional. Doing so will facilitate compatibility with future EDO DRAMs." was removed from all of the Read and Write timing diagrams. t_{ODD} in the \overline{CAS} before \overline{RAS} timing diagram was renamed t_{OED}. The 300mil 28 pin SOJ package was added to the spec. The -6R and -70 speed sorts and timings were removed. I_{CC1}, I_{CC3}, I_{CC6} for the -50 speed sort were reduced from 100mA to 75mA. I_{CC4} for the -50 speed sort was reduced from 60mA to 35mA. I_{CC1}, I_{CC3}, I_{CC6} for the -60 speed sort were reduced from 90mA to 60mA. I_{CC4} for the -60 speed sort was reduced from 50mA to 30mA.
04/23/97	<ol style="list-style-type: none"> I_{CC5} was changed from 200μA to 100μA for the Low Power Die Rev F Parts.

Discontinued (9/98 - last order; 3/99 last ship)



© International Business Machines Corp.1997

Printed in the United States of America
All rights reserved

IBM and the IBM logo are registered trademarks of the IBM Corporation.

This document may contain preliminary information and is subject to change by IBM without notice. IBM assumes no responsibility or liability for any use of the information contained herein. Nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of IBM or third parties. The products described in this document are not intended for use in implantation or other direct life support applications where malfunction may result in direct physical harm or injury to persons. **NO WARRANTIES OF ANY KIND, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, ARE OFFERED IN THIS DOCUMENT.**

For more information contact your IBM Microelectronics sales representative or visit us on World Wide Web at <http://www.chips.ibm.com>

IBM Microelectronics manufacturing is ISO 9000 compliant.