

GT-48002A

Switched Fast Ethernet Controller

Preliminary Rev. Revision 1.2 8/19/97


for 100BaseX

Please contact Galileo Technology for possible updates before finalizing a design.

FEATURES

- · Single-chip, low cost, Switched Fast Ethernet Controller
 - Provides packet switching functions between two 10/100Mbps, auto-negotiated on-chip Fast Ethernet ports and the PCI expansion port
 - Switch expansion via 1Gbps PCI bus
 - Ideal uplink/server connect for the 10 Mbps GT-48001A Switched Ethernet Controller
- GalNet Architecture Family Member
 - Connects seamlessly to other GalNet Family Devices including GT-48001A 10BaseX and GT-48003 100VG-AnyLAN controllers
- Incorporates two 802.3 compliant 10/100Mbps Media Access Controllers
 - Direct Interface to MII (Media Independent Interface)
 - Half/Full Duplex Support (up to 200 Mbps/port) IEEE 802.3 100Base-TX, T4, and FX compatible
- Full MII Management Support (MDC/MDIO) via CPU
- Auto-negotiation supported through MII Interface
- CRC generation for CPU generated packets
- High-Performance Distributed Switching Engine
- Performs forwarding and filtering at full wire speed
 - 148,800 packets/s on each Ethernet port
 - Flexible software or hardware intervention in packet routing decisions
- Direct support for packet buffering
 - Glueless interface to 1or 2Mbyte of 60ns EDO DRAM
 - Up to 1K buffers, 1536-bytes each, dynamically allocated to the receive and PCI ports
 - Supports 'Store and Forward' switching approach
 - Low last-bit in to first-bit out delay
 - Allows bridging between higher/lower speed interfaces (FDDI, ATM, WAN)

- High observability LED interface
 - 6 parallel LED outputs per port, including internal "monostable" function to enable viewing of dynamic signals
 - 3 pin serial LED interface for additional status information per port
- Advanced address recognition
 - Intelligent address recognition mechanism enables forwarding rate at full wire speed
 - Self-learning mechanism
 - Supports up to 8K Unicast addresses and unlimited Multicast/Broadcast addresses
 - Broadcast storm filtering
- PCI Rev 2.1 interface for switch expansion and management CPU connection
 - Up to 3 GT-48002A devices per PCI bus segment without PCI-to-PCI bridging
 - Up to 32 GalNet devices in a single switch
 - Standard CPU connection for management Simple interface to other networking interfaces (ATM, FDDI, etc.)
- Extensive network management support
 - Repeater MIB and PCI counters
 - Address aging support _
 - Hardware assist for Spanning Tree algorithm
 - RMON Station-to-Station connectivity matrix
 - _ CPU access to Address Table
 - Ability to define static addresses
 - Monitoring (sniffer) mode -
- HP-EASE Packet sampling management technology
 - Takes "snapshots" of packets at programmable intervals
 - Allows for the implementation of HP-EASE or sampled RMON with low-cost CPUs
- 208 pin PQFP package



Contents

2

1.	Fun	ctional Overview	. 6
	1.1	The GalNet Switching Architecture	6
	1.2	Fast Ethernet Ports	6
	1.3	Address Recognition	7
	1.4	CPU Packet Routing	7
	1.5	Intervention Mode	7
	1.6	Network Management Features	7
	1.7	DRAM Interface	7
	1.8	PCI Interface	8
-			-
2.		Information	
	2.1	Logic Symbol	
	2.2	Pin Functions and Assignment	.10
3.	Ope	rational Overview	15
	3.1	Enabling/Disabling the GT-48002A	
	3.2	Basic Operation	
	3.3	Address Learning	
	3.4	Packet Buffering	
	3.5	Packet Forwarding	
	3.6	The GalNet Protocol	
	3.7	Terminology	
	-		-
4.	MAG	C Address Learning Process	
	4.1	Address Recognition	
	4.2	Recovery Process	
	4.3	Address Aging	
	4.4	Static Addresses	
	4.5	Address Recognition Failure	.19
5	GT-	48002A Buffers and Queues	20
0.	5.1	Rx Buffer Threshold Programming	
	5.1		. 2 1
6.	Pac	ket Forwarding	22
	6.1	Forwarding a Unicast Packet to a Local Port	
	6.2	Forwarding a Unicast Packet to a Port in a Different GalNet Device	.22
	6.3	Forwarding a Multicast Packet	.23
		6.3.1 Local Ports	.23
		6.3.2 Between GalNet Devices	.23
		6.3.2.1 CPU Disabled	.23
		6.3.2.2 CPU Enabled	
	6.4	Forwarding a Packet to the CPU Directly	.24
	6.5	Forwarding a Packet from the CPU to a GalNet Device	.26
	6.6	CRC Generation	.27
	6.7	Tx Watchdog Timer	.27
7	Dav	ice Table Operation	າດ
1.	7.1	Automatic Device Table Initialization	
	7.2	Manual Device Table Initialization	
	7.3	Programming Device Numbers	
	1.0		. 20

8.	Unic	cast Intervention Mode	29
	8.1		
_			
9.	Add	Iress Table	31
10	Gall	Net Messaging Protocol	22
10		GalNet Protocol Region	
		GalNet Messages Between Devices	
	10.2	10.2.1 NEW ADDRESS Message between GalNet devices	
		10.2.2 BUFFER_REQUEST Message between GalNet devices	
		10.2.3 START_OF_PACKET Message between GalNet devices	
		10.2.4 PACKET_TRANSFER Message between GalNet devices	
		10.2.5 END_OF_PACKET Message between GalNet devices	
	10.3	GalNet Messages Between a GalNet Device and a CPU	38
		10.3.1 NEW_ADDRESS Message (GalNet to CPU)	
		10.3.2 NEW_ADDRESS Message (CPU to GalNet)	
		10.3.3 BUFFER_REQUEST Message (GalNet to CPU)	
		10.3.4 BUFFER_REQUEST Message (CPU to GalNet)	
		10.3.5 START_OF_PACKET Message (GalNet to CPU)	
		10.3.6 START_OF_PACKET Message (CPU to GalNet)	
		10.3.7 PACKET_TRANSFER Message (GalNet to CPU 16 Block Buffer)	
		10.3.8 PACKET_TRANSFER Message (GalNet to CPU in Unicast Intervention Mode)	
		10.3.9 PACKET_TRANSFER Message (CPU to GalNet)	
		10.3.10 END_OF_PACKET Message (GalNet to CPU 16 Block Buffer)	
		10.3.11 END_OF_PACKET Message (GalNet to CPU in Unicast Intervention Mode)	
		10.3.12 END_OF_PACKET Message (CPU to GalNet)	45
11		Bus Operation	
			16
•••			
•••	11.1	PCI Configuration Header Registers	46
	11.1 11.2	PCI Configuration Header Registers Accessing DRAM and Internal Registers through the PCI Interface	46 46
	11.1 11.2 11.3	PCI Configuration Header Registers Accessing DRAM and Internal Registers through the PCI Interface PCI Bandwidth/Performance Issues	46 46 46
	11.1 11.2 11.3 11.4	PCI Configuration Header Registers Accessing DRAM and Internal Registers through the PCI Interface PCI Bandwidth/Performance Issues Plug-and-Play Considerations In PCI Systems	46 46 46 47
	11.1 11.2 11.3 11.4 11.5	PCI Configuration Header Registers Accessing DRAM and Internal Registers through the PCI Interface PCI Bandwidth/Performance Issues Plug-and-Play Considerations In PCI Systems Unused PCI Bus in Stand-Alone Systems	46 46 46 47 47
	11.1 11.2 11.3 11.4 11.5	PCI Configuration Header Registers Accessing DRAM and Internal Registers through the PCI Interface PCI Bandwidth/Performance Issues Plug-and-Play Considerations In PCI Systems	46 46 46 47 47
	11.1 11.2 11.3 11.4 11.5 11.6	PCI Configuration Header Registers Accessing DRAM and Internal Registers through the PCI Interface PCI Bandwidth/Performance Issues Plug-and-Play Considerations In PCI Systems Unused PCI Bus in Stand-Alone Systems	46 46 47 47 47
	11.1 11.2 11.3 11.4 11.5 11.6	PCI Configuration Header Registers Accessing DRAM and Internal Registers through the PCI Interface PCI Bandwidth/Performance Issues Plug-and-Play Considerations In PCI Systems Unused PCI Bus in Stand-Alone Systems PCI Bus Arbiter in Multiple GalNet Device Systems t Ethernet Interfaces	46 46 47 47 47 47
	11.1 11.2 11.3 11.4 11.5 11.6 . Fast 12.1	PCI Configuration Header Registers Accessing DRAM and Internal Registers through the PCI Interface PCI Bandwidth/Performance Issues Plug-and-Play Considerations In PCI Systems Unused PCI Bus in Stand-Alone Systems PCI Bus Arbiter in Multiple GalNet Device Systems	46 46 47 47 47 47 47
	11.1 11.2 11.3 11.4 11.5 11.6 . Fast 12.1 12.2	PCI Configuration Header Registers	46 46 47 47 47 47 47 48 48
	11.1 11.2 11.3 11.4 11.5 11.6 .Fast 12.1 12.2 12.3	PCI Configuration Header Registers	46 46 47 47 47 47 48 48 48 48
	11.1 11.2 11.3 11.4 11.5 11.6 .Fast 12.1 12.2 12.3	PCI Configuration Header Registers Accessing DRAM and Internal Registers through the PCI Interface PCI Bandwidth/Performance Issues Plug-and-Play Considerations In PCI Systems Unused PCI Bus in Stand-Alone Systems PCI Bus Arbiter in Multiple GalNet Device Systems 10/100 MII Compatible Interface Media Access Control (MAC) Auto-negotiation 12.3.1 Disabled 12.3.2 Enabled	46 46 47 47 47 47 48 48 48 48 48 48
	11.1 11.2 11.3 11.4 11.5 11.6 .Fast 12.1 12.2 12.3	PCI Configuration Header Registers Accessing DRAM and Internal Registers through the PCI Interface PCI Bandwidth/Performance Issues Plug-and-Play Considerations In PCI Systems Unused PCI Bus in Stand-Alone Systems PCI Bus Arbiter in Multiple GalNet Device Systems PCI Bus Arbiter in Multiple GalNet Device Systems t Ethernet Interfaces 10/100 MII Compatible Interface Media Access Control (MAC) Auto-negotiation 12.3.1 Disabled	46 46 47 47 47 47 48 48 48 48 48 48
	11.1 11.2 11.3 11.4 11.5 11.6 .Fast 12.1 12.2 12.3	PCI Configuration Header Registers Accessing DRAM and Internal Registers through the PCI Interface PCI Bandwidth/Performance Issues Plug-and-Play Considerations In PCI Systems Unused PCI Bus in Stand-Alone Systems PCI Bus Arbiter in Multiple GalNet Device Systems 10/100 MII Compatible Interface Media Access Control (MAC) Auto-negotiation 12.3.1 Disabled 12.3.2 Enabled	46 46 47 47 47 47 47 48 48 48 48 48 48 48 49
	11.1 11.2 11.3 11.4 11.5 11.6 Fast 12.1 12.2 12.3	PCI Configuration Header Registers Accessing DRAM and Internal Registers through the PCI Interface PCI Bandwidth/Performance Issues Plug-and-Play Considerations In PCI Systems Unused PCI Bus in Stand-Alone Systems PCI Bus Arbiter in Multiple GalNet Device Systems PCI Bus Arbiter in Multiple GalNet Device Systems t Ethernet Interfaces 10/100 MII Compatible Interface Media Access Control (MAC) Auto-negotiation 12.3.1 Disabled 12.3.2 Enabled 12.3.3 Auto-negotiation Control Per Port	46 46 47 47 47 47 47 48 48 48 48 48 48 48 48 48 49 50
	11.1 11.2 11.3 11.4 11.5 11.6 Fast 12.1 12.2 12.3	PCI Configuration Header Registers	46 46 47 47 47 47 47 48 48 48 48 48 48 48 48 48 50 50 50
	11.1 11.2 11.3 11.4 11.5 11.6 . Fasi 12.1 12.2 12.3	PCI Configuration Header Registers	46 46 47 47 47 47 47 48 48 48 48 48 48 48 48 50 50 50
	11.1 11.2 11.3 11.4 11.5 11.6 Fast 12.1 12.2 12.3 12.4 12.5 12.6 12.7	PCI Configuration Header Registers Accessing DRAM and Internal Registers through the PCI Interface PCI Bandwidth/Performance Issues Plug-and-Play Considerations In PCI Systems Unused PCI Bus in Stand-Alone Systems PCI Bus Arbiter in Multiple GalNet Device Systems t Ethernet Interfaces 10/100 MII Compatible Interface Media Access Control (MAC) Auto-negotiation 12.3.1 Disabled 12.3.3 Auto-negotiation Control Per Port 12.3.4 Auto-Negotiation, Software Detection Backoff Algorithm Options Data Blinder Inter-Packet Gap (IPG) 10/100 MBy MII Transmission	46 46 47 47 47 47 47 47 48 48 48 48 48 48 48 48 50 50 50 50 50
	11.1 11.2 11.3 11.4 11.5 11.6 Fasi 12.1 12.2 12.3 12.4 12.5 12.6 12.7 12.8	PCI Configuration Header Registers Accessing DRAM and Internal Registers through the PCI Interface PCI Bandwidth/Performance Issues Plug-and-Play Considerations In PCI Systems Unused PCI Bus in Stand-Alone Systems PCI Bus Arbiter in Multiple GalNet Device Systems t Ethernet Interfaces 10/100 MII Compatible Interface Media Access Control (MAC) Auto-negotiation 12.3.1 Disabled 12.3.2 Enabled 12.3.3 Auto-negotiation Control Per Port 12.3.4 Auto-Negotiation, Software Detection Backoff Algorithm Options Data Blinder Inter-Packet Gap (IPG) 10/100 Mbps MII Transmission 10/100 Mbps MII Reception	46 46 47 47 47 47 47 48 48 48 48 48 48 48 48 48 50 50 50 50 50 51
	11.1 11.2 11.3 11.4 11.5 11.6 .Fasi 12.1 12.2 12.3 12.4 12.5 12.6 12.7 12.8 12.9	PCI Configuration Header Registers Accessing DRAM and Internal Registers through the PCI Interface PCI Bandwidth/Performance Issues Plug-and-Play Considerations In PCI Systems Unused PCI Bus in Stand-Alone Systems PCI Bus Arbiter in Multiple GalNet Device Systems t Ethernet Interfaces 10/100 MII Compatible Interface Media Access Control (MAC) Auto-negotiation 12.3.1 Disabled 12.3.2 Enabled 12.3.3 Auto-negotiation Control Per Port. 12.3.4 Auto-Negotiation, Software Detection Backoff Algorithm Options Data Blinder Inter-Packet Gap (IPG) 10/100 Mbps MII Transmission 10/100 Mbps Full-Duplex Operation	46 46 47 47 47 47 47 48 48 48 48 48 48 48 48 48 50 50 50 50 51 52
	11.1 11.2 11.3 11.4 11.5 11.6 Fasi 12.1 12.2 12.3 12.4 12.5 12.6 12.7 12.8 12.9 12.10	PCI Configuration Header Registers Accessing DRAM and Internal Registers through the PCI Interface PCI Bandwidth/Performance Issues Plug-and-Play Considerations In PCI Systems Unused PCI Bus in Stand-Alone Systems PCI Bus Arbiter in Multiple GalNet Device Systems t Ethernet Interfaces 10/100 MII Compatible Interface Media Access Control (MAC) Auto-negotiation 12.3.1 Disabled 12.3.2 Enabled 12.3.3 Auto-negotiation Control Per Port 12.3.4 Auto-Negotiation, Software Detection Backoff Algorithm Options Data Blinder Inter-Packet Gap (IPG) 10/100 Mbps MII Transmission 10/100 Mbps Full-Duplex Operation	46 46 47 47 47 47 47 47 47 48 48 48 48 48 48 48 49 50 50 50 50 51 52 52
	11.1 11.2 11.3 11.4 11.5 11.6 Fasi 12.1 12.2 12.3 12.4 12.5 12.6 12.7 12.8 12.9 12.10	PCI Configuration Header Registers Accessing DRAM and Internal Registers through the PCI Interface PCI Bandwidth/Performance Issues Plug-and-Play Considerations In PCI Systems Unused PCI Bus in Stand-Alone Systems PCI Bus Arbiter in Multiple GalNet Device Systems t Ethernet Interfaces 10/100 MII Compatible Interface Media Access Control (MAC) Auto-negotiation 12.3.1 Disabled 12.3.2 Enabled 12.3.3 Auto-negotiation Control Per Port. 12.3.4 Auto-Negotiation, Software Detection Backoff Algorithm Options Data Blinder Inter-Packed Gap (IPG) 10/100 Mbps MII Transmission 10/100 Mbps MII Reception 10/100 Mbps Full-Duplex Operation	46 46 47 47 47 47 47 47 47 48 48 48 48 48 48 48 49 50 50 50 50 51 52 52 52
	11.1 11.2 11.3 11.4 11.5 11.6 Fasi 12.1 12.2 12.3 12.4 12.5 12.6 12.7 12.8 12.9 12.10	PCI Configuration Header Registers Accessing DRAM and Internal Registers through the PCI Interface PCI Bandwidth/Performance Issues Plug-and-Play Considerations In PCI Systems Unused PCI Bus in Stand-Alone Systems PCI Bus Arbiter in Multiple GalNet Device Systems t Ethernet Interfaces 10/100 MII Compatible Interface Media Access Control (MAC) Auto-negotiation 12.3.1 Disabled 12.3.2 Enabled 12.3.3 Auto-negotiation Control Per Port 12.3.4 Auto-Negotiation, Software Detection Backoff Algorithm Options Data Blinder Inter-Packet Gap (IPG) 10/100 Mbps MII Transmission 10/100 Mbps Full-Duplex Operation 10/100 Mbps Full-Duplex Operation 10/100 Mbps Full-Duplex Operation 10/100 Mbps Full-Duplex Operation	46 46 47 47 47 47 47 47 47 48 48 48 48 48 48 48 49 50 50 50 50 51 52 52 52 52
	11.1 11.2 11.3 11.4 11.5 11.6 Fasi 12.1 12.2 12.3 12.4 12.5 12.6 12.7 12.8 12.9 12.10	PCI Configuration Header Registers Accessing DRAM and Internal Registers through the PCI Interface PCI Bandwidth/Performance Issues Plug-and-Play Considerations In PCI Systems Unused PCI Bus in Stand-Alone Systems PCI Bus Arbiter in Multiple GalNet Device Systems t Ethernet Interfaces 10/100 MII Compatible Interface Media Access Control (MAC) Auto-negotiation 12.3.1 Disabled 12.3.2 Enabled 12.3.3 Auto-negotiation Control Per Port. 12.3.4 Auto-Negotiation, Software Detection Backoff Algorithm Options Data Blinder Inter-Packed Gap (IPG) 10/100 Mbps MII Transmission 10/100 Mbps MII Reception 10/100 Mbps Full-Duplex Operation	46 46 47 47 47 47 47 47 47 48 48 48 48 48 48 48 48 48 50 50 50 50 51 52 52 52 52 52

4

GT-48002A Switched Fast Ethernet Controller

12.12	2 Back-pressure	
	3 VLAN Tagging Support	
40 840	Managamant Interface (CMI)	E 4
	Management Interface (SMI)	
13.1	SMI Cycles	
	13.1.1 SMI Timing Requirements	
13.2	Link Detection and Link Detection Bypass (ForceLinkPass*)	56
14.Netv	work Management Support	57
	Repeater MIB and PCI Counters	
	Station-to-Station Connectivity Matrix	
	14.2.1 Data Structure Format	
14.3	Monitoring (Sniffer) Mode	
	Spanning Tree Support	
	Broadcast Storm Filtering	
14.5		
	EASE Packet Sampling Technology	
	HP EASE Technology Overview	
	EASE Functionality on the GT-48002A	
15.3	Ease_Register	61
15.4	EASE Interrupts	61
15.5	Sampled Packet Indication	62
15.6	Error Source Indications	63
15.7	Enabling/Disabling EASE Functionality	64
	Interaction With Other GT-48002A Features	
16 DP/	M Interface and Usage	65
16.DRA	AM Interface and Usage	65
	-	
17.LED) Support	65
17.LED 17.1	Support Led Indications Interface Description	65
17.LED 17.1	Detailed LED Signal Description	
17.LED 17.1	Detailed LED Signal Description	
17.LED 17.1	Detailed LED Signal Description	
17.LED 17.1	Detailed LED Signal Description	65
17.LED 17.1	Detailed LED Signal Description	65 65656666
17.LED 17.1	Support Led Indications Interface Description Detailed LED Signal Description 17.2.1 Primary Port Status LED 17.2.1.1 Primary Port Status LED in Mode 0: (LEDMode input is LOW) 17.2.1.2 Status LED blink timing (Mode 0)	65 6565666666
17.LED 17.1	 Support Led Indications Interface Description Detailed LED Signal Description 17.2.1 Primary Port Status LED 17.2.1.1 Primary Port Status LED in Mode 0: (LEDMode input is LOW) 17.2.1.2 Status LED blink timing (Mode 0) 17.2.1.3 Primary Port Status LED (Mode 1): (LEDMode input is HIGH) 17.2.2 Transmit data in progress 	65 65656666666666
17.LED 17.1	 Support Led Indications Interface Description Detailed LED Signal Description	65 6565666666666767
17.LED 17.1	 Support Led Indications Interface Description Detailed LED Signal Description	65 656566666666676767
17.LED 17.1	 Support Led Indications Interface Description Detailed LED Signal Description	65 65656666666667676767
17.LED 17.1	 Support Led Indications Interface Description Detailed LED Signal Description	65 6565666666676767676767
17.LED 17.1	 Support Led Indications Interface Description Detailed LED Signal Description	65 65656666666667676767676767
17.LED 17.1	 Support Led Indications Interface Description	65
17.LED 17.1	 Support Led Indications Interface Description Detailed LED Signal Description	65 65 65 66 66 66 66 66 67 67 67 67 67 67 67 67
17.LED 17.1	 Support Led Indications Interface Description Detailed LED Signal Description	65 65 65 66 66 66 66 66 67 67 67 67 67 67 67 67
17.LED 17.1	 Support Led Indications Interface Description Detailed LED Signal Description	65 65 65 66 66 66 66 67 67 67 67 67 67 67 67 67
17. LED 17.1 17.2	 Support Led Indications Interface Description Detailed LED Signal Description	65 65 65 65 66 66 67 68 68 68 68
17. LED 17.1 17.2	Support Led Indications Interface Description Detailed LED Signal Description 17.2.1 Primary Port Status LED 17.2.1.2 Primary Port Status LED in Mode 0: (LEDMode input is LOW) 17.2.1.3 Primary Port Status LED (Mode 0) 17.2.1.3 Primary Port Status LED (Mode 1): (LEDMode input is HIGH) 17.2.2 Transmit data in progress 17.2.3 Receive data in progress 17.2.4 Collision active 17.2.5 Full/Half duplex 17.2.7 Forwarding of unknown packets enabled 17.2.8 The port is configured as Sniffer 17.2.9 Link Fail State 17.2.10 Partition State 17.2.11 Secondary Port Status LED LED LED LED LED LED LIN T2.2 Forwarding of unknown packets enabled 17.2.10 Partition State 17.2.10 Partition State 17.2.11 Secondary Port Status LED LED LED LED Signals Timing Type	65 65 65 65 66 66 67 67 67 67 67 67 67 67 67 67 67 67 67 67 67 67 67 67 67 68 68 68 68 68 68
17. LED 17.1 17.2	 Support Led Indications Interface Description Detailed LED Signal Description 17.2.1 Primary Port Status LED 17.2.1.1 Primary Port Status LED in Mode 0: (LEDMode input is LOW) 17.2.1.2 Status LED blink timing (Mode 0) 17.2.1.3 Primary Port Status LED (Mode 1): (LEDMode input is HIGH) 17.2.2 Transmit data in progress 17.2.3 Receive data in progress 17.2.4 Collision active 17.2.5 Full/Half duplex 17.2.6 Receive Buffer Full 17.2.7 Forwarding of unknown packets enabled 17.2.8 The port is configured as Sniffer 17.2.9 Link Fail State 17.2.10 Partition Status LED 17.2.12 Pure Port Status LED LED Signals Timing Type 17.3.1 Static LED Signals 	65 65 65 65 66 66 67 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68 68
17. LED 17.1 17.2	 Support	65 65 65 65 66 66 67 67 67 67 67 67 67 67 67 67 67 67 67 67 67 67 68 68 68 68 68 68 68 68 68
17. LED 17.1 17.2	Support Led Indications Interface Description Detailed LED Signal Description 17.2.1 Primary Port Status LED 17.2.1 Primary Port Status LED in Mode 0: (LEDMode input is LOW) 17.2.1.2 Status LED blink timing (Mode 0) 17.2.1.3 Primary Port Status LED (Mode 1): (LEDMode input is HIGH) 17.2.2 Transmit data in progress 17.2.3 Receive data in progress 17.2.4 Collision active 17.2.5 Full/Half duplex 17.2.6 Receive Buffer Full 17.2.7 Forwarding of unknown packets enabled 17.2.8 The port is configured as Sniffer 17.2.9 Link Fail State 17.2.10 Partition State 17.2.12 Pure Port Status LED LED Signals Timing Type 17.3.1 Static LED Signals 17.3.2 Dynamic Internal Signals: Serial LED Interface Description	65 65 65 65 66 66 67 67 67 67 67 67 67 67 67 67 67 67 67 67 67 67 68
17. LED 17.1 17.2 17.3 17.3	 Support	65 65 65 65 66 66 67 67 67 67 67 67 67 67 67 67 67 67 67 67 67 67 68

Switched Fast Ethernet Controller

18. Interrupts	71
19. RESET Configuration 19.1 Configuration Pins 19.2 Configuration Input Timings	71
20. Switch Expansion	72
21. Development Tools 21.1 Evaluation Platforms 21.2 Verilog Models	73
21.3 Reference Designs21.4 Complimentary Products	73
22. Register Tables	
22.1 Register Map	
22.2 Internal Control Registers22.3 Port MIB Counters (2 Blocks), Offset: 0x040000 - 0x0400ac	
22.3 PCI Global Counters, Offset: 0x140040 - 0x140044	
22.5 SMI Register, Offset: 0x14004c	
22.6 PCI Configuration Registers	
23. Pinout for 208 pin PQFP (sorted by number)	
23.1 Package/Pin Drawing	
24. DC Characteristics - PRELIMINARY/SUBJECT TO CHANGE	95
24.1 Absolute Maximum Ratings	
24.2 Recommended Operating Conditions	
24.3 DC Electrical Characteristics Over Operating Range	
24.4 Thermal Data	
25. AC Timing - PRELIMINARY/SUBJECT TO CHANGE	97
26. Functional Waveforms	99
26.1 PCI Read/Write Cycle	100
27. Packaging	101



1. Functional Overview

The GT-48002A is a high-performance, low-cost, Switched Fast Ethernet Controller that provides packet switching functions between two, on-chip, 10/100Mbps, auto-negotiated ports and the 1Gbps PCI backplane. The GT-48002A uses the innovative GalNet Switching Architecture to allow expansion to additional Ethernet, Fast Ethernet and 100VG-AnyLAN ports. The GT-48002A is backwards compatible with the GT-48002.

1.1 The GalNet Switching Architecture

The GalNet Switching Architecture is based on a proprietary messaging protocol using the industry standard PCI bus as a medium. GalNet devices are designed to connect seamlessly allowing packets to be switched between devices without processor intervention (see Figure 1). Each GalNet device acts as an intelligent agent, sharing information between all other devices in the system. For example, when one GalNet device learns a new address, it automatically updates all other GalNet devices via the NEW_ADDRESS message. GalNet messages are defined as *write-only* (request/response) in order to achieve the maximum bandwidth from the PCI bus.

The GalNet Architecture Family currently consists of three products: the GT-48001A (eight ports of 10BaseX), the GT-48002A (two ports of 100BaseX), and the GT-48003 (two ports of 100VG-AnyLAN). In addition, Galileo Technology provides a number of other complementary PCI interface products for popular microprocessors.

1.2 Fast Ethernet Ports

The GT-48002A integrates two Fast Ethernet ports. Each port works at 10/100Mbps (half-duplex) or 20/200Mbps (fullduplex). Two Media Independent Interfaces (MII) are provided for glueless connection to off-the-shelf PHY chips. The GT-48002A supports full auto-negotation for capable PHYs. Therefore, the speed (10 or 100 Mbps) and duplex (half or full) which the PHY resolves to operate is automatically reported to the GT-48002A in both managed and unmanaged systems. The port can also be forced to operate in a certain mode, if so desired. Each port includes the Media Access Control function (MAC) and six LEDs for Link Status, Collision, Receive Transmit, Half/Full Duplex and Receive Buffer Full indications. The GT-48002A incorporates full MII management support. The MDC/MDIO pins are directly controlled by the CPU.




Figure 1: Typical 16-port 10-Mbps plus 2-port 100-Mbps Unmanaged Switch Implementation



1.3 Address Recognition

Each GT-48002A in a system can recognize up to 8,000 different Unicast MAC addresses and unlimited Multicast/ Broadcast MAC addresses. An intelligent address recognition mechanism enables filtering and forwarding packets at full Fast Ethernet wire speed. Hardware assist for address aging and static addresses is also included.

The GT-48002A provides an address self-learning mechanism. Each device has a private address table located in its DRAM array. As the GT-48002A learns new addresses, it updates all address tables in the system via the GalNet messaging protocol.

1.4 CPU Packet Routing

The GT-48002A has the capability to automatically forward certain packets to the CPU for routing including:

- · Unicast packets with a destination address tagged for the CPU
- Multicast packets
- Unknown packets (packets with MAC addresses that have not been recognized)

This gives the system designer the flexibility to decide how to handle such packets in a managed system.

1.5 Intervention Mode

The GT-48002A incorporates an enhanced feature called *intervention mode*. This feature permits software or hardware intervention in the packet routing decision mechanisms for <u>unicast</u> packets. When intervention mode is selected for a MAC address, the GT-48002A sends the packet to the system CPU instead of switching it as usual. This capability can be used for many functions including: layer 3 routing, security, virtual LAN support, filtering and management.

1.6 Network Management Features

The GT-48002A provides comprehensive management capabilities enabling the switch OEM to implement a wide range of network management features.

For OEMs offering RMON capability, the GT-48002A provides per-port statistics counters and PCI traffic counters. In addition, the GT-48002A provides station-to-station connectivity matrix information and the ability to select a port to work in monitoring (sniffer) mode.

Also included in the GT-48002A is a unique packet sampling capability invented by the Hewlett-Packard Company called HP-EASE (Embedded Advanced Sampling Environment.) Each port has the ability to take "snapshots" of packet data at programmable intervals. These samples are forwarded to the management CPU for processing. The samples can be used to implement HP-EASE compatible messages for OpenView environments, or to create custom management information bases such as statistical RMON. Since packets are sampled using this technology, much less local processing is required over standard RMON implementations. Source addresses of every errored packet are also sent to the CPU allowing switch OEM to support error counters in RMON host and matrix groups.

Also included in the GT-48002A is hardware assistance for address aging and bridge spanning tree algorithms.

1.7 DRAM Interface

Each GalNet device in the system requires its own, separate EDO DRAM buffer space. The DRAM is used to store the incoming/outgoing packets as well as the address table and other device data structures. The interface to EDO DRAM is glueless; all signals needed to control EDO devices are included. For more information, see Section 16.



1.8 PCI Interface

Switch expansion and access to internal management features is possible with the GT-48002A's PCI interface. The GT-48002A can be either a master initiating a PCI bus operation or a target responding to a PCI bus operation. Up to three GT-48002A devices can reside on the same PCI bus segment, forwarding packets from one port to the other without CPU intervention.¹ By using PCI-to-PCI bridge devices², the switch can be expanded to up to 32 GalNet devices (GT-48001As, GT-48002As or GT-48003s).


The PCI bus may also used to connect to an optional CPU for management, or to connect other high speed LAN adapters such as ATM and FDDI.

Three GT-48002A is due to a bandwidth limitation when simultaneously transmitting 64 byte packets at 200Mbps (full-duplex) between devices on all six ports. Typical network traffic is only a fraction of full-wire speed and most systems can support much more than three GT-48002As per PCI bus segment. Ten devices is the physical limit of the PCI specification. Please refer to the PCI bus section of this data sheet for performance limitations.

^{2. 32} to 64 bit PCI bridges are recommended when bridging several devices for additional bandwidth. Contact Galileo for more information.

2. Pin Information

2.1 Logic Symbol



2.2 Pin Functions and Assignment

Symbol	Туре	Description
PCI Bus Interface		
Rst*	I	RESET: Active LOW. Rst* must be asserted for at least 10 PCI clock cycles. When in the reset state, all PCI output pins are tristated and all open drain signals are floated. Following Rst* deassertion, the GT-48002A clears the internal buffers and initializes the address table in the DRAM. The address table initialization takes 165,000 CLK cycles to complete. Any incoming packets during the address table initialization, are ignored.
Clk	I	Clock: Provides the timing for the GT-48002A internal units. All functional units except for the serial interfaces use this clock.Clk also provides timing for PCI bus transactions. The clock frequency is 33MHz.
Req*	0	Bus Request: Asserted by the GT-48002A to indicate to the PCI bus arbiter that this device requires mastership of the bus.
Gnt*	I	Bus Grant: Indicates to the GT-48002A that access to the PCI bus is granted.
PErr*	I/O	Parity Error: Asserted when a data parity error is detected on the PCI bus.
SErr*	0	System Error: Asserted by the GT-48002A when an address parity error is detected on the PCI bus. The GT-48002A asserts SErr* two cycles after the failing address. This output features an open-collector driver.
IDSel	I	Initialization Device Select: Asserted by a PCI bus master to gain access to the GT-48002A's configuration header during configuration read/write transactions.
DevSel*	I/O	Device Select: Asserted by the target of the current PCI access. When the GT-48002A is a bus master, it expects the target to assert DevSel* within 5 bus cycles, confirming the access. If the target does not assert DevSel* within the required bus cycles, the GT-48002A aborts the cycle. As a target, the GT-48002A asserts DevSel* as a "medium speed" PCI device (two cycles after the assertion of Frame*).
Stop*	I/O	Stop: Indicates that the current target is requesting the bus master to stop the current transaction. As a master, the GT-48002A responds to the assertion of Stop* by either disconnecting, retrying, or aborting. As a target, the GT-48002A asserts Stop* to force a retry.
Frame*	I/O	Cycle Frame: Asserted by the GT-48002A to indicate the beginning and duration of a master transaction. Frame* is asserted to indicate the beginning of the cycle. While Frame* is asserted, data transfer continues. Frame* is deasserted to indicate that the next data phase is the final data phase transaction. Frame* is monitored when the GT-48002A acts as a target, to detect a configuration or memory transaction.
Par	I/O	Parity: Calculated by the GT-48002A as an even parity bit for the AD[31:0] and CBE[3:0]* lines.
TRdy*	I/O	Target Ready: Indicates the target agent's ability to complete the current data phase of the transaction. A data phase is completed on any clock when both TRdy* and IRdy* are asserted. Wait cycles are inserted until both IRdy* and TRdy* are asserted together.
IRdy*	I/O	Initiator Ready: Indicates the bus master's ability to complete the current data phase of the transaction. A data phase is completed on any clock when both TRdy* and IRdy* are asserted. Wait cycles are inserted until both IRdy* and TRdy* are asserted together.



Symbol	Туре	Description	
AD[31:0]	I/O	Address/Data: 32-bit multiplexed PCI address and data lines. During the first clock of the transaction, AD[31:0] contains a physical byte address (32 bits). During subsequent clock cycles, AD[31:0] contains data.	
CBE[3:0]*	I/O	Bus Command/Byte Enable: During the address phase of the PCI transac- tion, CBE[3:0]* provide the Bus Command. During the data phase, CBE[3:0]* provide Byte Enables, which determine which bytes carry valid data.	
Int*	0	Interrupt Request Line: Int* is asserted by the GT-48002A when one (or more) of the bits in the Interrupt Cause register is set. This output features an open-collector driver.	
DRAM Interface			
DData[31:0]	I/O	DRAM Data: 32-bit EDO DRAM data bus. These signals connect directly to the data input/output pins of the DRAM devices.	
DAddr[8:0]	I/O	DRAM Multiplexed Address Bus: In normal operation, DAddr[8:0] contain the DRAM multiplexed row/column address. During RESET, these multiplexed pins are sampled by the GT-48002A to indicate the Device Number and the DRAM Parameters (see RESET Configuration Section 19.) Values are deter- mined by connecting pull-up/pull-down resistors. The Device Number and the DRAM Size are read by the CPU from the Status register.	
RAS[1:0]*	0	Row Address Strobes: DRAM row address strobes. RAS[0]* is used for Bank 0. RAS[1]* is used for Bank 1.	
CAS*	0	Column Address Strobe: DRAM column address strobe. The GT-48002A always accesses 32-bit values and does not require a separate CAS* for each byte.	
WE*	0	Write Enable: DRAM write enable.	
ChipSel*	0	FIFO Chip Select: ChipSel* asserted by the GT-48002A when a packet's Des- tination Port(s), Byte Count, Destination Address and Source Address are read from the DRAM. This information can be stored in an external FIFO and accessed by the management CPU for station-to-station connectivity matrix information.	
Media Independen Interface	t		
TxEn[1:0]	0	Transmit Enable: Active HIGH. This output indicates that the packet is being transmitted. TxEn is synchronous to TxClk.	
TxClk[1:0]		Transmit Clock: Provides the timing reference for the transfer of TxEn, TxD signals. TxClk frequency is one fourth of the data rate (25 MHz for 100Mbps, 2.5 MHz for 10Mbps). TxClk nominal frequency should match the nominal frequency of RxClk for the same port.	
TxD0[3:0]	0	Transmit Data 0: Outputs the Port0 Transmit Data. Synchronous to TxClk[(
TxD1[3:0]	0	Transmit Data 1: Outputs the Port1 Transmit Data. Synchronous to TxClk[1].	
Col[1:0]	1	Collision Detect: Active HIGH. Indicates a collision has been detected on the wire. This input is ignored in full-duplex mode, and in half-duplex mode when TxEn of the same port is LOW. Col is not synchronous to any clock.	
RxD0[3:0]	1	Receive Data 0: Port 0 Receive Data. Synchronous to RxClk[0].	
RxD1[3:0]	1	Receive Data 1: Port 1 Receive Data. Synchronous to RxClk[1].	
RxEr[1:0]	I	Receive Error . Active HIGH. Indicates that an error was detected in the received frame. This input is ignored when RxDV for the same port is inactive.	

Symbol	Туре	Description	
RxClK[1:0]	1	Receive Clock. Provides the timing reference for the transfer of the RxDV, RxD, RxEr signals (per port). Operates at either 25 MHz (100Mbps) or 2.5 MHz (100Mbps). The nominal frequency of RxClk (per port) should match the nominal frequency of that port's TxClk.	
RxDV[1:0]	I	Receive Data Valid: Active HIGH. Indicates that valid data is present on the RxD lines. Synchronous to RxClk. This input is ignored when it represents loopback of the transmitted packet in 10BaseT mode half-duplex.	
CrS[1:0]	I	Carrier Sense: Active HIGH. Indicates that either the transmit or receive medium is non-idle. CrS is not synchronous to any clock.	
MDC	0	Management Data Clock: 1 MHz clock. Provides the timing reference for the transfer of the MDIO signal. This output may be connected to the PHY devices of both ports.	
MDIO	I/O	Management Data Input/Output: This bidirectional line is used to transfer control information and status between the PHY and the GT-48002A. It con forms with IEEE Std 802.3. This signal may be connected to the PHY devices of both ports. When not in use, this pin must be connected to a pull-down resistor.	
Miscellaneous Inte	rface Pins		
EnAutoNeg*		Enable Auto-negotiation: Active LOW. The GT-48002A controls the auto- negotiation process and configures both ports to the correct speed and duplex as resolved by each port's PHY. When HIGH, auto-negotiation is disabled and the duplex setting of both ports is set based on the RESET configuration. See Section 12.3.3 for more information on Auto-negotiation Control Per Port.	
ConfigMode	1	Memory Request Configuration Mode: This pin is sampled on Rst* and is useful for "Plug and Play" environments only. For more information, see Section 11.4. When LOW, The GT-48002A requests 4 MBytes of PCI address space. When the DRAM Base Address register is read back, it will report 0xFFC0.0000 (bits [21:0] are '0'). When HIGH, the GT-48002A requests 128 MBytes of PCI address space. When the DRAM Base Address register is read back, it will report 0xF800.0000 (bits [27:0] are '0').	
ForceLinkPass*	1/0	Force Link Pass: Active LOW. This pin is sampled on Rst*. When connected HIGH, the link status of the ports is read through the SMI (MDC/MDIO interface) from the PHY devices (register#1, bit#2). When connected LOW, the link status of all ports remains in the "link is up" state regardless of the PHY's link bit value. This pin should be connected to either a pull-up (normally) or a pull-down resistor (to force the link pass). Following Rst* deassertion, this pin becomes an output (unused - value is undefined).	
LEDMode	1	LED Mode Select: Affects Port status LED, LEDClk frequency and LED Of time values. For more information, see Section 17. 0 - select LEDMode 0 1 - select LEDMode 1	
LEDData	0	LED Data: LED indicators (Link Status, Receive, Transmit, Collision, Unknown, Port Sniffer, and Half/Full Duplex) of each port. The data is shifted out in 128 bit long frames using the LEDClk and LEDStb pins.	
LEDStb	0	LED Strobe: Indicates the beginning of valid data frame on the LEDData pin.	
LEDCIk	0	LED Clock: 1 MHz clock (at LEDMode 0), 202 KHz clock (at LEDMode 1). This output is used to clock the LEDStb and LEDData outputs. During RESET, LEDClk is tristated.	



Symbol	Туре	Description			
MACOLED[5:0]	0	MAC LEDs for Port 0: Active LOW Parallel LED outputs for port 0 bit [0]: Port Status (operation according to LEDMode) bit [1]: Transmit In Progress (TxEn active) bit [2]: Receive In Progress (RxDV active) bit [3]: Collision (Col active) bit [4]: Full Duplex (port configured to Full Duplex) bit [5]: Receive Buffer Full (programmable limit exceeded) An external driver is required to drive the LEDs.			
MAC1LED[5:0]	0	MAC LEDs for Po	rt 1: Active LO	W Parallel LED outputs for port 1	
		Same as MAC0LE	D		
RstQueue*	I			esserted, all internal transmit and rece A state machines are moved to their i	
EnDev*	I		ort are active.	d PCI ports. When asserted LOW, all When deasserted, the ports and the P	
Scan*	I	Scan: This pin toge tion as follows:	ate* indicate the GT-48002A mode of	opera-	
		Scan* 1	TriState*	Mode Normal operation	
		0	1	Factory test mode (reserved)	
		1	0	The GT-48002A drives all out- puts and I/O pins to high imped- ance.	
		0	0	Factory test mode (reserved)	
		observe this restric	tion could resu	and are not to be used in-system. Failu It in damage to the device.	
TriState*	1	Tri-State: This pin ation as described		can* indicate the GT-48002A mode o	f oper-
DisWD*	1			e LOW. DisWD* controls the enabling Tx Watchdog Timer on all ports.	I
DisBufThr*	I	Buffer Threshold: Active LOW. This pin externally enables or disables the buffer threshold. When HIGH, the buffers allocated to the ports and the PCI are limited to the number written in the Rx Buffer Threshold Register. When LOW, the buffers are dynamically allocated to the ports and the PCI bus (i.e. there is no limitation on the buffers' allocation.)			
Limit4	I	 Backoff Algorithm: This pin selects the number of retransmit attempts after a collision will occur before the back-off alogorithm is restarted. When LOW, 16 retransmit attempts after a collision must occur before the back-off alogorithm is restarted (802.3 standard). When HIGH, 4 retransmit attempts after a collision must occur before the back-off alogorithm is restarted (more aggressive.) 			W, 16 orithm colli-

Symbol	Туре	Description
EnElScrub*		Enable Empty List Scrubing: For testing purposes only. Must be pulled HIGH.
SkipInit*	I	Skip Initialization Stage: Active LOW. This pin controls the initialization stage of the GT-48002A. When asserted, the GT-48002A skips the initialization stage (clearing the address table which is stored in the DRAM), upon the deassertion of Rst*. This pin is typically used for testing and the default state is to pull this pin HIGH.



3. Operational Overview

The GalNet Architecture Family of switching devices has been defined as an extensible, scalable architecture for the switching of packetized data. The GalNet Architecture Family currently supports Ethernet (GT-48001A), Fast Ethernet (GT-48002A), and 100VG-AnyLAN (GT-48003.) Galileo Technology will extend the innovative GalNet family to include other communications standards including WAN in the near future.

All GalNet Architecture Family devices act as distributed intelligent agents within a switching system. Each GalNet device makes switching decisions independent of other devices in the system, and can communicate information regarding the network to all other agents. This distributed processing approach is a significant performance improvement over switching architectures that rely on centralized switching "engines" or single-point address recognition devices. Unlike centralized resource approaches, GalNet designs can actually add packet processing capability as additional ports are added.

The GalNet Architecture Family uses a "store-and-forward" switching approach. Store-and-forward was chosen for the following reasons:

- Store-and-forward switches allow switching between differing speed media (e.g. 10BaseX and 100BaseX.) Such switches require the large elastic buffers that are provided by the EDO DRAM arrays.
- Store-and-forward switches improve overall network performance by acting as a "network cache", effectively buffering packets during times of heavy congestion.
- Store-and-forward switches prevent the forwarding of corrupted packets by analyzing the frame check sequence (FCS) before forwarding to the destination port.

A typical unmanaged GalNet Architecture system is extremely simple to implement as shown in Figure 1 on page 6. No CPU is needed as each GalNet device is intelligent and capable of sharing network information and packet data autonomously. A CPU may be added to provide network management capability.

3.1 Enabling/Disabling the GT-48002A

Ports of the GT-48002A can be enabled and disabled depending on the combination of:

- An external hardware pin, EnDev* (LOW device enabled, HIGH device disabled)
- EnableDevice, bit 27 of the Global Control Register ('0' device status based on EnDev*, '1' device enabled)
- PortEn, bit 0 of each Port Control Register, ('0' port disabled, '1' port enabled)

When a port is disabled, no packets will be received or transmitted from the serial ports or the PCI bus. Even though ports are disabled, another PCI master can read from and write to the GT-48002A's registers. See Table 1 for enabling or disabling ports of the GT-48002A.

EnDev* Pin	EnableDevice Bit	PortEn Bit	Port Status
LOW	0	0	Disabled
LOW	0	1	Enabled
LOW	1	0	Disabled
LOW	1	1	Enabled
HIGH	0	0	Disabled
HIGH	0	1	Disabled
HIGH	1	0	Disabled
HIGH	1	1	Enabled

Table 1: Enabling/Disabling Ports of the GT-48002A

3.2 Basic Operation

The basic operation of the GT-48002A is quite simple. The GT-48002A receives incoming packets from the Fast Ethernet wire, searches in the Address Table for the Destination MAC Address and then forwards the packet to the appropriate port. The destination port can be either be local (one of the GT-48002A's ports) or in a different GT-48002A device



that resides on the same PCI bus. If the destination address is not found, the GT-48002A treats the packet as a multicast packet and forward the packet to all ports of all devices in the system specified to forward unknown packets.

The GT-48002A automatically learns the port number of attached network devices by examining the Source MAC Address of all incoming packets. If the Source Address is not found in the GT-48002A's Address Table, the device adds it to the table (with an indication of on which port the address resides). The GT-48002A then notifies other GalNet devices in the system of the new address via a NEW_ADDRESS message.

3.3 Address Learning

The GT-48002A can learn up to 8K unique MAC addresses. Addresses are stored in the Address Table located in DRAM. The Address Table is managed automatically by the GT-48002A (i.e. a new address is automatically added to the Address Table). The GT-48002A's address learning process is outlined in Section 4.

The Address Table includes information regarding target port, aging status, static/dynamic status, and flags to force processor intervention. The management CPU has the ability to insert, remove or modify the entries.

3.4 Packet Buffering

Incoming packets are buffered in the DRAM array. These buffers provide elastic storage for transferring data between low-speed and high-speed segments. The packet buffers are managed automatically by the GT-48002A.

3.5 Packet Forwarding

Once an address has been learned, and the packet is buffered, it must be forwarded. The packet forwarding mechanism for the GT-48002A is handled automatically based on the destination address. Optionally, the CPU can be involved in unicast packet forwarding decisions by using *intervention mode*. If a CPU is utilized for system management functions, multicast packets will be forwarded to the CPU for forwarding decisions.

3.6 The GalNet Protocol

The GT-48002A uses a proprietary inter-chip communication protocol on the PCI bus known as the GalNet Protocol messages. The protocol consists of five groups of messages: NEW_ADDRESS, BUFFER_REQUEST, START_OF_PACKET, PACKET_TRANSFER, and END_OF_PACKET.

All GalNet messages are *write-only*. For example, a GT-48002A may request a buffer location in another GalNet device by writing a BUFFER_REQUEST message to the target device. The target device responds by writing a START_OF_PACKET message to the requesting GT-48002A. Read transactions are strictly avoided since they tend to stall the PCI bus, thereby wasting precious bandwidth.

3.7 Terminology

It is important to understand the basic terminology used to describe the GalNet Architecture Family before getting into the detailed description. Table 2 explains the terms used throughout this document.

Term	Definition
Address Table	The Address Table is a data structure in the GT-48002A's DRAM that con- tains all learned MAC addresses, and routing information associated with those addresses.
Source Address	The Source Address (SA) is the MAC address from which a received packet was sent.
Destination Address	The Destination Address (DA) is the MAC address to which a received packet was sent.

Table 2: Terminology



Table 2: Terminology

Term	Definition
Device Number	Each GalNet device in a system (including the CPU, if any) has a specific Device Number. There are 32 possible Device Numbers.
Port Number	Each Ethernet port on a GalNet device has an associated port number. The GalNet device associates Port Numbers with the MAC addresses located on those ports.



4. MAC Address Learning Process

The GT-48002A has a self-learning mechanism for learning the MAC addresses of attached Fast Ethernet devices in real time. The GT-48002A searches for the Source Address (SA) of an incoming packet in the Address Table and acts as follows:

If the SA was not found in the Address Table (a new address), the GT-48002A waits until the end of the packet (Non errored packet) and updates the Address Table. It also notifies the other GT-48002A devices and the CPU by sending a separate NEW_ADDRESS message to each GalNet device on the PCI bus. If a CPU is enabled in the system (bit 10 of the Global Control Register, 0x140028), the NEW_ADDRESS message can optionally be forwarded to the CPU (bit 7 in the Global Control Register, 0x140028). This message contains the new MAC address, the Device Number and the Port Number.

- If the SA was found, the GT-48002A compares all fields of the NEW_ADDRESS message to the entry in the Address Table. If any fields differ (and the 'Static' bit in the Address Table is '0'¹), the GT-48002A updates the entry with the new information in the NEW_ADDRESS message and notifies the other GT-48002A devices and the CPU. If the device and port numbers are equal, the packet is not switched (i.e. this packet was destined for a device on the same network segment and does not require forwarding.)
- 2. If the SA was found in the Address Table, the Aging bit is set. This is done to indicate to the aging software that this address was accessed recently.

The CPU can access the Address Table to modify, remove or to add a MAC address. This is accomplished by performing a NEW_ADDRESS message (Section 10.3.2) on the PCI bus.

4.1 Address Recognition

The GT-48002A forwards the incoming packets to the appropriate port(s) according to Destination Address (DA) as follows:

- 1. If the DA is a Unicast address and the address was found in the Address Table, the GT-48002A acts as follows:
 - If the Port Number and the Device Number are equal to the Port/Device on which the packet was received, the packet is discarded.
 - If the Port Number is different, but the Device Number is equal, the packet is forwarded to the appropriate local port.
 - If the Device Number is different, the packet is forwarded to the appropriate GT-48002A device via the PCI bus.
- 2. If the DA is a Unicast address and the address was not found (Unknown), the GT-48002A acts as if it the unknown packet is a Multicast packet and forwards it to ports and the devices that have been programmed to receive unknown packets (bit 4 in the Command register).
- 3. If the DA is a Multicast address, the packet is forwarded to all the local ports (except for the port in which the packet was received). It is also forwarded to all the other devices via the PCI bus. This procedure is outlined in Section 6.3.

4.2 Recovery Process

The purpose of the Recovery Process is to guarantee that Address Tables entries in all the devices correlate. When the packet is Unknown, the source GT-48002A sends a NEW_ADDRESS message to all the devices. Each device searches its own Address Table for the new address. More than one device can find the address, but only one device "owns" this address (the Device Number written in the Address Table is equal to its own Device Number). This particular device updates the source GT-48002A's Address Table with the new address (by in turn sending it a NEW_ADDRESS message).

^{1.} Static Address Table entries cannot be modified, as described in Section 4.4.



4.3 Address Aging

The GT-48002A includes hardware support for address aging, which requires the use of a CPU to be implemented. The GT-48002A gives an indication to the CPU of the relative "age" of an address by setting the Aging bit in the address table when it receives a packet. The CPU reads the Aging bit each aging period (the default from the 802.12d specification is 300 seconds) and clears the bit. If in the next period, the bit remains clear, the CPU knows that this station didn't transmit any packet in this period of time and the address can be removed from the table.

Note that the aging bit is set only in the GT-48002A device that received the packet; other GT-48002A's in the system are not notified since, by definition, the receiving device "owns" the address.

The only time the GT-48002A will delete an entry by itself is when a user changes the location of a station. The GT-48002A will then automatically learn the new location of the station the next time the station sends a packet.

4.4 Static Addresses

The GT-48002A includes support for "static" MAC addresses. IEEE 802.1d chapter 3.9.1: "Static entries may be added to and removed from the filtering database under explicit management control. They are not automatically removed by any timeout mechanism". This means that when an address is selected to be static, it will not be removed from the address table during aging.

During normal address recognition, if an address is static, the GT-48002A will not update its address table parameters and will not send a NEW_ADDRESS message over the PCI (if the address has changed ports.)

4.5 Address Recognition Failure

It is possible that an address recognition cycle will fail when more than 8K addresses have already been entered into the address table. In the case of an address recognition failure the packet will be treated as unknown and forwarded to all ports. An interrupt is also generated to the CPU (if any.)

Address recognition failures are not fatal and do not need to be handled (e.g. designers of unmanaged systems need not worry about them.) Managed systems may want to "clean" the address table of old addresses when such a failure occurs (see "Address Aging" on page 19).



5. GT-48002A Buffers and Queues

The GT-48002A incorporates three transmit queues for the 2 Ethernet ports and the PCI bus port, and one common receive buffer area (see Figure 2.) The receive buffers as well as the transmit queues are located in the DRAM along with the Address Table. DRAM address mapping in the GT-48002A is shown in Table 3. The GT-48002A data structure components are the following:

- **Receive Buffer** A common Receive Buffer area for all ports. The buffer is divided into 320 or 1008 blocks (depending on the DRAM size) of 1.5KBytes (1536 bytes) each. Each block contains the entire packet.
- **Rx Empty List** A list of 320 or 1008 bits. Each bit contains the status of its appropriate receive block in the DRAM (empty or occupied).
- Tx Descriptors A set of 3 transmit descriptor rings. Each ring contains 1024 descriptors. The descriptor size
 is one 32-bit word and contains the Block Address divided by 0x600 (1.5K), the byte count and the packet type
 (Multicast or Unicast).
- Read/Write Pointers 3 pairs of pointers to the transmit descriptors.




Figure 2: GT-48002A Buffers and Queues

Memory	Description	1Mbyte	2Mbyte
Rx Buffers	320 Buffers for 1Mbyte 1008 Buffers for 2 Mbyte	0x00000 - 0x7cfff	0x00000 - 0x17cfff
PCI Tx Descriptor		0x7d000 - 0x08efff	0x17d000 - 0x18efff
PCI Rx Descriptor		0x8f000 - 0x9afff	0x18f000 - 0x19afff
Reserved	4KBytes	0x9b000 - 0x09bfff	0x19b000 - 0x19bfff
Tx Descriptor		0x09c000 - 0x09ffff	0x19c000 - 0x19ffff
Address Table		0xa0000 - 0xfffff	0x1a0000 - 0x1fffff

Table 3: GT-48002A DRAM Address Mapping

5.1 Rx Buffer Threshold Programming

The number of receive buffers allocated to each port of the GT-48002A is controlled by the RxBufThr field in the Rx Buffer Threshold register and the DisBufThr* pin. The default value is 80 buffers per port for 1MB DRAM and 140 buffers per port for 2MB DRAM. If the buffer threshold is disabled (by clearing the BufThrEn bit in the Global Control register or if the DisBufThr* pin is held LOW) the GT-48002A dynamically allocates the buffers to the 2 ethernet ports and the PCI bus port. In other words, there are no limits on each buffers' allocation. The Rx Buffer Threshold value can be used to tune performance during development. See Table 4 for Rx Buffer Threshold settings. If a received packet overflows the Rx buffer allowance, then that packet will be discarded and the Dropped Packets counter will be incremented.

The overflow of the Rx buffer threshold is also indicated by the "Receive Buffer Full" LED in the Serial and Parallel LED Interfaces (Rx Buffer Threshold must be enabled).

DisBufThr* Pin	BufThrEn Bit	Result
HIGH	1	Receive Buffer Size is limited to the value of RxBufThr
HIGH	0	Dynamic Receive Buffer Allocation
LOW	1	Dynamic Receive Buffer Allocation
LOW	0	Dynamic Receive Buffer Allocation

Table 4: Setting the Rx Buffer Threshold

6. Packet Forwarding

The following sections describe the procedures for forwarding packets in the following situations:

- A unicast packet to a local port in the same GalNet device (Section 6.1)
- A unicast packet between GalNet devices (Section 6.2)
- A multicast packet to local ports in the same GalNet device (Section 6.3.1)
- A multicast packet between GalNet devices in a system without a CPU (Section 6.3.2.1)
- A multicast packet between GalNet devices in a system with a CPU (Section 6.3.2.2)
- A packet destined for the CPU, multicast, or unicast packet from a GalNet device to the CPU (Section 6.4)
- A unicast/multicast packet from the CPU to a GalNet device (Section 6.5)

6.1 Forwarding a Unicast Packet to a Local Port

The sequence for forwarding a unicast packet to a local port (port in the same GT-48002A) is as follows:

- 1. The incoming packet is fed to the Rx FIFO (there is an 20x32-bit Rx FIFO per port) and is transferred to an empty block in the Receive Buffer area of DRAM.
- 2. In parallel, an address recognition cycle is performed for both the DA and the SA. The GT-48002A uses the DA's corresponding Port Number to queue the packet to the appropriate local port.
- At the end of an error-free packet transfer, packet information is written to the appropriate port's transmit descriptor. This information includes the Byte Count and the Receive Buffer Block Address which is pointed to by the Write Pointer.
- 4. The Write Pointer of the outgoing port's transmit descriptor is incremented. The target GalNet device transmits whenever the Write Pointer is not equal to the Read Pointer.
- 5. At the end of the packet transmit process, the target GalNet device increments the Read Pointer and clears the appropriate bit in the Empty List.

6.2 Forwarding a Unicast Packet to a Port in a Different GalNet Device

The sequence for forwarding a Unicast packet to a port in a different GalNet device located on the PCI bus is as follows:

- 1. The incoming packet is fed to the Rx FIFO and is transferred to an empty block in the Receive Buffer area of DRAM.
- 2. In parallel, an address recognition cycle is performed for both the DA and the SA. The GT-48002A uses the DA's corresponding Port Number and Device Number to queue the packet to the appropriate GalNet device and port.
- 3. At the end of an error-free packet transfer, packet information is written to the PCI's transmit descriptor. This information includes the byte count and Receive Buffer Block Address which is pointed to by the Write Pointer. When the PCI's transmit descriptor's Write Pointer is not equal to the Read Pointer, the source GalNet device sends a BUFFER_REQUEST message (Section 10.2.2) to the appropriate target GalNet device indicating that there is a packet for transmission across the PCI bus.
- 4. The target GalNet device receives this message and allocates a buffer in its DRAM. This target device then sends a START_OF_PACKET message (Section 10.2.3) back to the source GT-48002A indicating it is ready to receive the packet.
- 5. The source GT-48002A transfers the packet with the PACKET_TRANSFER message (Section 10.2.4) using PCI master operations in multiple eight 32-bit bursts. The packet is buffered in the Receive Buffer area of the target device's DRAM. After the entire packet has been transmitted, the source GT-48002A performs an additional write transaction by sending the END_OF_PACKET message (Section) indicating completion of the packet transfer. This message contains the Byte Count, the target Port Number, the Rx Block address, and the Packet Type. The



source GT-48002A also clears the appropriate bit in its Empty List.

- Some packet information included in the END_OF_PACKET message is written to the appropriate transmit
 descriptor in the target device. This information includes the Byte Count and the Receive Buffer address which is
 pointed to by the Write Pointer.
- 7. The Write Pointer of the outgoing port's transmit descriptor is incremented. The target GalNet device transmits whenever the Write Pointer is not equal to the Read Pointer.
- 8. At the end of the packet transmit process, the target GalNet device increments the Read Pointer and clears the appropriate bit in the Empty List.

6.3 Forwarding a Multicast Packet

The GT-48002A forwards Multicast packets to all local ports and devices using the same mechanism as described for Unicast packets. The GT-48002A has the ability to forward multicast packets to a management CPU for intervention routing, if desired.

6.3.1 Local Ports

For local ports in the same device, the packet is queued to all transmit ports except for the port which the packet arrived and the packet is transferred with the same procedure outlined in Section 6.1 to each port.

6.3.2 Between GalNet Devices

Forwarding multicast packets to other GalNet devices is handled differently depending if a CPU is disabled or enabled in the system or not.

6.3.2.1 CPU Disabled

Systems which do not utilize a CPU (bit 10 of the Global Control Register, 0x140028, is not set) will automatically forward multicast packets to all of the local ports and devices with the following procedure:

- 1. The incoming packet is fed to the Rx FIFO and is transferred to an empty block in the Receive Buffer area of DRAM.
- 2. In parallel, an address recognition cycle is performed for the SA. The DA marks this packet as a multicast packet. At the end of a good packet transfer, packet is forwarded to all of the local ports according to Section 6.3.1. This multicast packet is also forwarded to the other GalNet devices in the system with the same procedure as forward-ing a unicast packet from one device to another. This procedure is outlined in Section 6.2. There is a single, separate, multicast packet transfer from the source GT-48002A to each of the GalNet devices in the system. Bit 21 of Data 0 of the BUFFER_REQUEST message (Section 10.2.2) will be set to indicate this is a multicast packet.

6.3.2.2 CPU Enabled

Systems which utilize a CPU (bit 10 of the Global Control Register, 0x140028, is set), will **always** have multicast packets forwarded to the CPU. This allows the CPU to intervene, if necessary, and redirect or update the multicast packet before forwarding. Control of forwarding multicast packets to all of the ports is set by bit 22 of the Global Control Register. The default setting is to forward all multicast packets to all of the ports in the system as well as the CPU. If this bit is set, multicast packets will go *only* to the CPU.

Assuming bit 22 is not set and all multicast packets are forwarded to the CPU as well as all of the ports, the procedure for handling multicast packets is as follows:

1. The incoming packet is fed to the Rx FIFO and is transferred to an empty block in the Receive Buffer area of DRAM.



- 2. In parallel, an address recognition cycle is performed for both the DA and the SA. The DA marks this packet as a multicast packet. At the end of a good packet transfer, packet is forwarded to all of the local ports according to Section 6.3.1. This multicast packet is also forwarded to the other GalNet devices in the system with the same procedure as forwarding a unicast packet from one device to another. This procedure is outlined in Section 6.2. There is a single, separate, multicast packet transfer from the source GT-48002A to each of the GalNet devices in the system. Bit 21 of Data 0 of the BUFFER_REQUEST message (Section 10.2.2) will be set to indicate this is a multicast packet.
- 3. Packet information is also written to the PCI's transmit descriptor which instructs the GT-48002A to send this multicast packet to the CPU. This multicast packet is then forwarded directly to the CPU with the procedure outlined in Section 6.4.

Again, if bit 22 is set, all multicast packets will *only* be forwarded to the CPU and not to the local ports, nor other ports of other GalNet devices. The CPU can then decide to what ports the multicast packet should be sent to. Only one packet needs to be sent to each GalNet device and each device will automatically forward the packet only to the ports that the CPU tagged for that specific Multicast packet. These ports are tagged in bits [29:22] of the END_OF_PACKET message.


6.4 Forwarding a Packet to the CPU Directly

Systems which utilize a CPU (bit 10 of the Global Control Register, 0x140028, is set) will forward certain packets directly to the management CPU's memory. These packets include:

- Unicast packets destined for the CPU (Device Number in the address table is equal to the CPU number)
- Multicast packets
- Unknown packets (if set by bit 6 in the Global Control Register, 0x140028)
- BPDU messages
- Sniffer packets when the CPU is the target sniffer
- EASE packets

The GT-48002A contains two pointers to a sixteen block buffer area in the CPU's memory space. The registers are called the CPU Base Address (CBA) and CPU Base Address Shadow (CBAS.) These registers are physically located at the same address in the GT-48002A (0x140034). The first write to this register updates the CBA register, the second write updates the shadow register (CBAS). Figure 3 shows the data structure in the CPU memory.





The data structure components are the following:

- **CPU Base Address Register (CBA)**¹ A register that points to the beginning of a sixteen block area in CPU memory.
- CPU Base Address Shadow Register (CBAS) A second register that holds a pointer to a second sixteen block area in the CPU main memory. The value in the Shadow register propagates into the Base Address register after sixteen packets are transferred to the main memory.
- **Buffer Area** The CPU buffer area consists of 16 blocks of 2Kbytes each. The first word (Word #0) of each block contains the Sniffer Indication [31], EASE indication [17:15], Source Port numbers [14:12], Byte Count (bits [11:1]), and the Valid bit (bit 0). These bits are written as the END_OF_PACKET (Section 10.3.10) message transferred from the source GT-48002A to the CPU at the end of a valid packet transfer. Words 1 to 7 are left empty for user purposes.

The communication between the GT-48002A and the CPU follows this sequence:

- 1. CPU updates the CBA (1st write to 0x140034).
- 2. CPU updates the CBAS (2nd write to 0x140034).
- 3. GT-48002A transfers 16 packets to the CPU main memory and asserts the Int* at the end of each packet transfer.
- 4. The CPU must count sixteen interrupts and then update the Shadow register in the GT-48002A (write to 0x140034). Also, the BufWrap interrupt can be checked instead of counting sixteen interrupts. In other words, the CPU must update 0x140034 ONCE after 16 packets have been transferred from the GT-48002A to the CPU. This single word write after sixteen packets have been transferred to the CPU are to update the Shadow register only.

^{1.} Assuming CBA and CBAS have already been written to, any writes to 0x140034 will update the CBAS register ONLY. In other words, CBA can only be updated on the first write, and after 16 packets have been written to the CPU where the CBA will take the value of the CBAS.



Steps 3-4 are repeated. The packet transfer to the CPU is done as follows:

- 1. The incoming packet is fed to the Rx FIFO and is transferred to an empty block in the Receive Buffer area of DRAM.
- 2. In parallel, an address recognition cycle is performed for both the DA and the SA. If the packet is resolved to be a packet of the type listed at the beginning of this section, packet information is written to the PCI's transmit descriptor. This information includes the byte count and Receive Buffer Block Address which is pointed to by the Write Pointer. When the PCI's transmit descriptor's Write Pointer is not equal to the Read Pointer, the source GT-48002A sends the packet DIRECTLY to the appropriate block in the CPU main memory with the PACKET_TRANSFER (Section 10.3.7) message using PCI master operations in multiple eight 32-bit bursts. The data is entered starting at the 8th word (33rd byte) of the next free block. Words 1 to 7 are left empty for user purposes. The address of this packet transfer is based upon the CBA.
- 3. At the end of the packet transfer, the source GT-48002A sends the END_OF_PACKET message (Section 10.3.10) to the first word of the block (Word #0). It also sends an interrupt via Int* to the CPU, increments the Read Pointer, and clears the appropriate bit in its Empty List.

The CPU now has the packet buffered in its buffer area. This gives the CPU the ability to intervene in the packet's routing or to modify the contents of the packet.

6.5 Forwarding a Packet from the CPU to a GalNet Device

The sequence for forwarding a packet from the CPU to a port in a GalNet device is the same for unicast and multicast packets. The procedure is as follows:

- 1. The CPU sends a BUFFER_REQUEST message (Section) to the appropriate target GalNet device indicating that there is a packet ready for transmission across the PCI bus.
- 2. The target GalNet device receives this message and allocates a buffer in its DRAM. This target device then sends a START_OF_PACKET message (Section 10.3.5) back to the CPU indicating it is ready to receive the packet. This START_OF_PACKET message is sent to a CPU buffer location indicated by the Start Packet Base Address register (0x140038). This address points to a CPU buffer area that can hold up to 32 START_OF_PACKET messages. The CPU must poll this structure to know when a target GT-48002A is ready to receive a packet, and to what address the packet should be sent. If the Byte Count field in the START_OF_PACKET message is 0, then the CPU should not write the PACKET_TRANSFER message nor the END_OF_PACKET message to the device. This indicates that either the buffers are full in the target GalNet device, or that the link is down on the target port.
- 3. The CPU transfers the packet with the PACKET_TRANSFER message (Section 10.3.9) using PCI master operations in multiple eight 32-bit bursts. The packet is buffered in the Receive Buffer area of the target device's DRAM. After the entire packet has been transmitted, the CPU performs an additional write transaction by sending the END_OF_PACKET message (Section 10.3.12) indicating completion of the packet transfer. This message contains the Byte Count, the target Port Number, the Rx Block address, and the Packet Type. It also includes a bit which commands the GT-48002A to generate CRC for this out-going packet or not. If the packet is a multicast packet, the packet will only be forwarded to the ports tagged in bits [29:22] of the END_OF_PACKET message (The CPU should NEVER write '1' to bits 29:22 that had '0' in in the same bits of the START_OF_PACKET message.)
- 4. Some packet information included in the END_OF_PACKET message is written to the appropriate transmit descriptor in the target device. This information includes the Byte Count and the Receive Buffer address which is pointed to by the Write Pointer.
- 5. The Write Pointer of the outgoing port's transmit descriptor is incremented. The target GalNet device transmits whenever the Write Pointer is not equal to the Read Pointer.
- 6. At the end of the packet transmit process, the target GalNet device increments the Read Pointer and clears the appropriate bit in the Empty List.



6.6 CRC Generation

As mentioned in Section 6.5, the GT-48002A also includes a CRC generator for packets sent out by the CPU. The CRC generator enhances system performance by implementing the CPU intensive packet CRC calculation in hardware. Note that CRC generation is not required for packets transferred between GalNet devices, since the CRC is already appended to these packets.

CRC generation for CPU generated packets is enabled through the EnCRC bit in the Global Control register (bit 29). In addition, the CPU must set the GenCRC bit in the END_OF_PACKET (Section 10.3.12) message sent to the GT-48002A at the completion of forwarding the packet.

6.7 Tx Watchdog Timer

The GT-48002A includes a transmit watchdog timer for each transmit queue. For 100Mbps operation, the default value of the timer is 63msec; the range is between 10.5 to 168msec. For 10Mbps operation, the default value of the timer is 630msec and the range is between 105msec to 1680msec. The timer measures the time between the transmission of two consecutive outgoing packets. When the timer expires, the GT-48002A clears the appropriate used blocks and sends an interrupt to the CPU via Int*.

The transmit watchdog timer prevents transmission problems on one port from blocking traffic to other ports. In managed systems, the timers also provide a mechanism to notify the CPU of a possible system problem.

The Tx Watchdog Timer can be externally disabled by holding the DisWD* pin LOW. The default is to leave the Tx Watchdog Timer enabled (DisWD* HIGH.)



7. Device Table Operation

The GalNet Architecture supports a maximum of 32 devices per system. Each device needs to know of the existence of all other GalNet devices in the system in order to communicate information and packet data. The Device Table is a 32-bit register that uses a single bit for each possible Device Number to indicate its presence/absence in the system.

7.1 Automatic Device Table Initialization

Upon RESET, each GT-48002A in the system sets all of its Device Table bits to '1'. This is essentially a "guess" by the GT-48002A that *all* Device Numbers are in use. In a system with any PCI device that is NOT a GalNet device (CPU, graphics card, etc.), it recommended that the CPU initialize the device table before the GalNet device is enabled (or before packet transmission starts).

Specific Device Table bits are cleared, and the corresponding Device Numbers are logically eliminated from the system, by:

- The receipt of a PCI Master Abort when the GT-48002A attempts to access the corresponding Device Number
- Management CPU programming

Device Table "cleaning" is handled automatically by each device upon receipt of the first unknown packet following a RESET. This process discovers all other GalNet devices in the system without processor intervention:

- 1. The GT-48002A receives the first good packet from any Ethernet port and places it in the buffer area in DRAM.
- 2. Since the Address Table is cleared (immediately following RESET) the packet must be forwarded to all ports, including those located on other GalNet devices.
- 3. The GT-48002A attempts to allocate a buffer in all 31 possible additional GalNet devices in the system. This is done by issuing 31 BUFFER_REQUEST messages- one to every possible device in the system.
- 4. Each BUFFER_REQUEST message that fails due to a PCI Master Abort results in the corresponding Device Number bit being cleared in the Device Table. A PCI Master Abort only occurs when there is no target device at the requested address (i.e. the target device doesn't exist.)

7.2 Manual Device Table Initialization

Alternatively, the CPU can notify each GT-48002A of the existence of the GalNet devices. This is done by setting the by setting bit 2 in the global control register (DevTabMod.) In this mode, the CPU is responsible for notifying the GT-48002A of the existence of all GT-4800x devices in the system. The CPU does this by writing the appropriate values to each device table.

"Manual" mode must be used when there are multiple PCI buses in the system separated via PCI-to-PCI bridges.

7.3 **Programming Device Numbers**

The Device Number for each GalNet device is set after RESET by the values on the DAddr[4:0] pins. The device number can be changed by writing the new device number to [26:22] of the DRAM/Internal Register Base Address Register at 0x010. Typically, once the number of a device has been changed, the device table of all devices in the system will also need to be updated.




8. Unicast Intervention Mode

The GT-48002A supports a powerful feature called Intervention Mode for unicast packets. Intervention in Unicast traffic is optional per MAC address. Each entry in the Address Table includes an Intervention bit for the destination address (bit 62) and the source address. When an Intervention mode bit is set, the GT-48002A will *not* forward the packet automatically to the destination device. Instead, the GalNet device will send a BUFFER_REQUEST message (Section 10.3.3) to CPU memory. The BUFFER_REQUEST messages will be sent to the buffer area in the CPU main memory which contains 256 entries of dual 32-bit words. The location of this CPU memory is specified by the CPU Intervention Base Address at 0x140048. The buffer area is pointed to by this Base Address register and a Shadow register at this same offset. The BUFFER_REQUEST message includes information about the routing of the packet (Source and Target port/device numbers). The CPU then has the option to:

- discard the packet
- forward the packet to a specific device
- request the packet be transferred to CPU buffer memory

Figure 4 shows a Unicast packet transfer using Intervention mode.





The sequence illustrated is as follows:

- 1. The incoming packet is fed to the Rx FIFO and transferred to an empty block in the Receive Buffer area of DRAM.
- If a corresponding Intervention bits is set, the device sends a BUFFER_REQUEST message (Section 10.3.3) to the CPU's Intervention Base Address. The BUFFER_REQUEST includes the source port and the source buffer address

The CPU then has the following options:

- 1. Discard the packet.
 - The CPU sends a START_OF_PACKET message (Section 10.3.6) to the source device with the Byte Count field cleared with all 0s (arrow #3).
- 2. Forward the Packet to a port in the same device



- The CPU sends a BUFFER_REQUEST (Section 10.2.2) to back to the same device where the target device number is equal to the source device number. The correct port number is also specified. This BUFFER_REQUEST is of the same format that is used between GalNet devices (arrow #2).
- The packet is then sent out on a port of same source device as specified by the CPU.
- 3. Forward the packet to a different device.
 - The CPU sends a BUFFER_REQUEST (Section 10.2.2) to the destination device. This BUFFER_REQUEST is of the same format that is used between GalNet devices and uses the source device number as the Source Device instead of the CPU device number (arrow #4).
 - The target device allocates a buffer and sends a START_OF_PACKET message (Section 10.2.3) to the source device (arrow #5).
 - The source device transfers the packet with the PACKET_TRANSFER message (Section 10.2.4) followed by an END_OF_PACKET message (Section 10.2.5) to the target device (arrow #6).
- 4. Take the packet.
 - The CPU sends a START_OF_PACKET message (Section 10.3.6) back to the source GalNet device. The target device in this message is the CPU number. The source GT-48002A device transfers the packet with the PACKET_TRANSFER message (Section 10.3.8) using PCI master operations in multiple eight 32-bit bursts. The first data word of the packet will be written to the second word of the buffer. The first word is left empty for the END_OF_PACKET message. NOTE: Unicast packets tagged for intervention mode are **not** forwarded to the same buffer space that is specified by the CPU Buffer Base Address (CBA) at offset 0x14140034).
 - At the end of the packet transfer, the source GT-48002A sends the END_OF_PACKET message (Section 10.3.11) to the first word of the buffer. It also sends an interrupt via Int* to the CPU, and clears the appropriate bit in its Empty List.

The CPU buffer now contains the packet whose destination address was marked for intervention. The CPU can perform a number of functions with the packet including layer 3 routing, security, virtual LAN support, filtering and management. After the CPU has modified the packet, the packet can be transferred to the appropriate target GalNet device with the procedure outlined in Section 6.5.

8.1 Unicast Intervention Mode Address Space

Prior to the CPU receiving unicast packets tagged for intervention mode, an address space for GalNet devices to forward packets to must be allocated. This address space should reside in the GalNet protocol region (see Section 10.1). Therefore, this buffer region will have a similar address to a GalNet device. The buffer address format is shown in Table 5.

PCI Bits	Description
Address	
[31:27] [26:22] [21] [20:0]	GalNet Protocol Region CPU Device Number (bits [12:8] in 0x140030) '1' (DRAM) DRAM location

Table 5: Buffer Address for Unicast Intervention Mode Packets



9. Address Table

The GT-48002A's Address Table resides in the local DRAM array. Figure 5 shows the Address Table structure. The Address Table structure occupies approximately 320Kbytes and is entirely controlled and initialized by the GT-48002A. Following RESET, the GT-48002A initializes the Address Table by setting all Valid Bits in the table to '0'. Every new address that is learned has its entry's Valid Bit set to '1'. In order to remove an address entry from the table, ONLY the Skip Bit should be set to '1' (the Valid Bit should not be modified).

Modifications to the Address Table are normally made through GalNet protocol message requests by the CPU. It is possible to access the Address Table directly, however, this mode is not recommended. Please contact Galileo if you feel your application requires direct Address Table access.






Figure 5: Address Table Format



10. GalNet Messaging Protocol

The GalNet Messaging Protocol is comprised of the messages passed over the PCI bus between

- GalNet family members
- a GalNet family member and a CPU

.The messages are encoded in both the address and the data phases of the PCI transfers. Five groups of messages that are currently defined: NEW_ADDRESS, BUFFER_REQUEST, START_OF_PACKET, PACKET_TRANSFER, and END_OF_PACKET.

GalNet messages are write-only (request/response). For example, a GalNet device that needs to transfer data to another GalNet chip starts the transfer by requesting a buffer (BUFFER_REQUEST) from the target. The target responds with an address to which the packet should be transferred to (START_OF_PACKET).

The GalNet messaging protocol allows messages to be interleaved. For example, a device may send out multiple BUFFER_REQUEST messages to other devices before receiving a START_OF_PACKET message reply.

Write only messaging was used since it better utilizes PCI bus bandwidth. Reads on the PCI bus tend to stall the bus, and the reading device thereby degrading overall system performance.

Please note that there are subtle differences in the GalNet message format when transferring messages between devices (Section 10.2) and between a device and a CPU (Section 10.3).

10.1 GalNet Protocol Region

All GalNet devices in a system must reside within a single 128Mbyte region in the PCI memory address space known as the GalNet Protocol Region (GPR). The base address of the GPR is set in bits 31:27 of the DRAM/Internal Base Address Register at offset 0x10 in the GT-48002A's PCI configuration header.¹ All GalNet devices in a system MUST have the same value in this field. GalNet devices default to a value of '00001' in the GPR bits following RESET.

Each GalNet device in the system occupies a separate 4Mbyte "slice" of the GalNet Protocol Region. This "slice" is decoded by the Device Number field in the DRAM/Internal Base Address Register (bits 26:22). The individual device's address space is further divided by the DRAM/Register bit (bit 21). This bit determines whether an access to a target device is directed to the DRAM array or to the registers.

^{1.} Offset 0x10 in the PCI configuration register is known as Base Address Register 0 for standard PCI devices.






Figure 6: GalNet Protocol Region and Address Decoding

10.2 GalNet Messages Between Devices

The five groups of GalNet messages as described in the sections below are sent from one GalNet device to another. The data format for all GalNet messages is *little-endian*, which is the PCI standard.

10.2.1 NEW_ADDRESS Message between GalNet devices

A message sent from one GalNet device to another to alert of a new address.

Table 6: NEW_ADDRESS Message between GalNet devices

PCI Bits	Description
Address	
[31:27] [26:22] [21] [20:18] [17:0]	GalNet Protocol Region Target Device Number '0' (Internal registers) '100' (NEW_ADDRESS message) '0'
Data 0	
[31:3] [2] [1] [0]	MAC address [19:47] Aging Skip Valid
Data 1	
[31] [30] [29] [28] [27] [26:24] [23:19] [18:0]	'1' Static Address Unknown/New address Multiple '0' Port Number Device Number MAC address [0:18]
Data 2	
[24] [25]	Intervention mode for Destination Address Intervention mode for Source Address

The NEW_ADDRESS message may also be posted as a 'question' to other GalNet devices during the recovery process (see Section 4.2 on page 18). The indication is via the Address Unknown/New Address bit (bit 29). If bit 29 is clear, then the NEW_ADDRESS message is a 'question'. When bit 29 is set, the message indicates a 'real' address to put into the target devices' address tables.

The NEW_ADDRESS message must be transferred in a burst of three words over the PCI.



10.2.2 BUFFER_REQUEST Message between GalNet devices

A message sent from a source GalNet device to a target GalNet device to request a buffer.

Table 7: BUFFER_REQUEST Message between GalNet devices

PCI Bits	Description
Address	
[31:27] [26:22] [21] [20:18] [17:13] [12:0]	GalNet Protocol Region Target Device Number '0' (Internal registers) '101' (BUFFER_REQUEST message) Source Device Number '0'
Data 0	
[31] [30] [29:28] [27:25] [24:22] [21] [20:10] [9:0]	Sniffer (0-Sniffer type message) Unknown (0-Unknown message) '0' Source Port Number Target Port Number Multicast/Unicast (0-Unicast) Byte Count Source Buffer Address (divided by 0x600)

10.2.3 START_OF_PACKET Message between GalNet devices

A message from a target GalNet device to the source GalNet device which contains the Empty Receive Buffer address.

Table 8: START_OF_PACKET Message between GalNet devices

PCI Line	Description
Address	
[31:27] [26:22] [21] [20:18] [17:0]	GalNet Protocol Region Source Device Number '0' (Internal registers) '110' (START_OF_PACKET message) '0'
Data 0	
[31] [30] [29:22] [21] [20:10] [9:0]	Sniffer (0 - Sniffer type message) '0' Target Port Number (1bit per each port; bit 22 - Port 0, bit 23 - Port 1 etc.) Multicast/Unicast (0-Unicast) Byte Count Target Buffer Address (divided by 0x600)
Data 1	
[31:18] [17:15] [14:5] [4:0]	'0' Source Port Number Source Buffer Address (divided by 0x600) Target Device Number

The START_OF_PACKET message must be transferred in a burst of two words over the PCI.

10.2.4 PACKET_TRANSFER Message between GalNet devices

A burst of up to 8 32-bit words from the source GalNet device to the target GalNet device which contains the packet.

Table 9: PACKET_TRANSFER Message between GalNet devices

PCI Line	Description
Address	
[31:27] [26:22] [21] [20:0]	GalNet Protocol Region Target Device Number '1' (DRAM) DRAM location
Data 0	
[31:0]	Data 0
Data 7	
[31:0]	Data 7

The PACKET_TRANSFER message can be transferred using any burst size over the PCI. The GalNet device uses a burst of 8 words.

10.2.5 END_OF_PACKET Message between GalNet devices

A message from the source GalNet device to the target GalNet device which indicates the end of the packet.

Table 10: END_OF_PACKET Message between GalNet devices

PCI Line	Description
Address	
[31:27] [26:22] [21] [20:18] [17:0]	GalNet Protocol Region Target Device Number '0' (Internal registers) '111' (END_OF_PACKET message) '0'
Data 0	
[31] [30] [29:22] [21] [20:10] [9:0]	CRC (0 - Do not append, 1 - Append) Always '0', GalNet never appends CRC '0' Target Port Number (1bit per each port; bit 22 - Port 0, bit 23 - Port 1 etc.) Multicast/Unicast (0-Unicast) Byte Count Target Buffer Address (divided by 0x600)



10.3 GalNet Messages Between a GalNet Device and a CPU

When a management CPU is used in a GalNet switch system, bit 10 (CPUEn) of the Global Control Register, 0x140028, must be set.

The five groups of GalNet messages described in the sections below are sent from one GalNet device to a CPU and from a CPU to a GalNet device.

10.3.1 NEW_ADDRESS Message (GalNet to CPU)

A message from a GalNet device to the CPU that contains information about a new MAC Address. Bit 7 (ForwNewAdd) of the Global Control Register (0x140028) must be set.

PCI Bits	Description
Address	
[31:8] [7:3] [2:0]	NEW_ADDRESS Base Address (Offset: 0x14003c) Offset Counter (32 total entries) '000'
Data 0	
[31:3] [2] [1] [0]	MAC address [19:47] '1' '0' '0'
Data 1	
[31] [30] [29] [28] [27] [26:24] [23:19] [18:0]	'1' Reserved Address Unknown/New address (0 - Unknown, 1 - New Address Message) Reserved Reserved Port Number Device Number MAC address [0:18]

Table 11: NEW_ADDRESS Message (GalNet to CPU)

The NEW_ADDRESS message must be transferred in a burst of two words over the PCI from a GalNet device to the CPU.



10.3.2 NEW_ADDRESS Message (CPU to GalNet)

A message from the CPU to a GalNet device that contains information about a new MAC Address.

Table 12: NEW_ADDRESS Message (CPU to GalNet)	Table 12: NEW	ADDRESS Messag	e (CPU to GalNet)
---	---------------	----------------	-------------------

PCI Bits	Description
Address	
[31:27] [26:22] [21] [20:18] [17:0]	GalNet Protocol Region Target Device Number '0' (Internal registers) '100' (NEW_ADDRESS message) '0'
Data 0	
[31:3] [2] [1] [0]	MAC address [19:47] Aging Skip Valid (should always be '1')
Data 1	
[31] [30] [29] [28] [27] [26:24] [23:19] [18:0]	'1' Static Address Unknown/New address (0 - Unknown, 1 - New Address Message) Multiple '0' Port Number Device Number MAC address [0:18]
Data 2	
[24] [25]	Intervention Mode for Destination Address Intervention Mode for Source Address

The NEW_ADDRESS message must be transferred in a burst of three words over the PCI.

Data 2 must be sent when sending the NEW_ADDRESS message. After every NEW_ADDRESS message sent by the CPU, a dummy NEW_ADDRESS message (with a non existing MAC address) should be sent with Data2 cleared (all 0s). The dummy MAC address can be all zeros or another MAC address that doesn't exist in the network.



10.3.3 BUFFER_REQUEST Message (GalNet to CPU)

A message from the source GalNet device to the target CPU to request a buffer. This message is only used when a unicast packet's destination address is marked for Intervention Mode and will be forwarded to the CPU buffer.

PCI Bits	Description
Address	
[31:11] [10:3] [2:0]	CPU Intervention Base Address (0ffset: 0x140048) Offset Counter (256 total entries) '000'
Data 0	
[31] [30] [29:28] [27:25] [24:22] [21] [20:10] [9:0]	Sniffer (0-Sniffer type message) Unknown (0-Unknown message) '0' Source Port Number Target Port Number Multicast/Unicast (0-Unicast) Byte Count Source Buffer Address (divided by 0x600)
Data 1	
[31:29] [28:24] [23:0]	'0' Target Device Number '0'

Table 13: BUFFER_REQUEST Message (GalNet to CPU)

The BUFFER_REQUEST message must be transferred in a burst of two words over the PCI.

10.3.4 BUFFER_REQUEST Message (CPU to GalNet)

A message from the source CPU to the target GalNet device to request a buffer.

Table 14: BUFFER_REQUEST Message (CPU to GalNet)

PCI Bits	Description
Address	
[31:27] [26:22] [21] [20:18] [17:13] [12:0]	GalNet Protocol Region Target Device Number '0' (Internal registers) '101' (BUFFER_REQUEST message) Source CPU Device Number (bits [12:8] in 0x140030) '0'
Data 0	
[31] [30] [29:28] [27:25] [24:22] [21] [20:10] [9:0]	Sniffer (0-Sniffer type message) Unknown (0-Unknown message) '0' Reserved Target Port Number Multicast/Unicast (0-Unicast) Byte Count Reserved



10.3.5 START_OF_PACKET Message (GalNet to CPU)

A message from a target GalNet device to the CPU which contains the target Buffer address.

PCI Bits	Description
Address	
[31:8] [7:3] [2:0]	START_OF_PACKET Base Address (0x140038) Offset Counter (32 total entries) '000'
Data 0	
[31] [30] [29:22] [21] [20:10] [9:0]	Sniffer (0 - Sniffer type message) '0' Target Port Number (1bit per each port; bit 22 - Port 0, bit 23 - Port 1 etc.) Multicast/Unicast (0-Unicast) Byte Count Target Buffer Address (divided by 0x600)
Data 1	
[31:0]	ʻ0'

The START_OF_PACKET message must be transferred in a burst of two words over the PCI.

10.3.6 START_OF_PACKET Message (CPU to GalNet)

A message from the target CPU to the source GalNet device which contains the Empty Buffer address. This message will only be sent when the GalNet devices needs to forward a unicast packet to the CPU via Intervention mode.

Table 16: START_OF_PACKET Message (CPU to GalNet)

PCI Bits	Description
Address	
[31:27] [26:22] [21] [20:18] [17:0]	GalNet Protocol Region Source Device Number '0' (Internal registers) '110' (START_OF_PACKET message) '0'
Data 0	
[31] [30] [29:22] [21] [20:10] [9:0]	Sniffer (0 - Sniffer type message) '0' Reserved Multicast/Unicast (0-Unicast) Byte Count Target Buffer Address (divided by 0x600)
Data 1	
[31:18] [17:15] [14:5] [4:0]	'0' Source Port Number Source Buffer Address (divided by 0x600) Target CPU Device Number (bits [12:8] in 0x140030)

The START_OF_PACKET message must be transferred in a burst of two words over the PCI.



10.3.7 PACKET_TRANSFER Message (GalNet to CPU 16 Block Buffer)

A burst of up to 8 32-bit words from the source GalNet device to the target CPU buffer which contains the packet. This message is used when the GalNet device forwards one of the following packets directly to the CPU 16 block buffer:

- Unicast packets destined for the CPU (Device Number in the address table is equal to the CPU number)
- Multicast packets
- Unknown packets (if set by bit 6 in the Global Control Register, 0x140028)

- **BPDU** messages
- Sniffer packets when the CPU is the target sniffer
- EASE packets

The data is entered starting at the 8th word (33rd byte) of the next free block. Words 1 to 7 are left empty for user purposes. The address of this packet transfer is based upon the CPU Buffer Base Address.

Table 17: PACKET_TRANSFER Message (GalNet to CPU)	
---	--

PCI Bits	Description
Address	
[31:15] [14:11] [10:2] [1:0]	CPU Buffer Base Address (0x140034) Offset Counter (16 total blocks) Address within the buffer '0'
Data 0	
[31:0]	Data 0
Data 7	
[31:0]	Data 7

The PACKET_TRANSFER message can be transferred using any burst size over the PCI. The GalNet device uses a burst of 8 words.

10.3.8 PACKET_TRANSFER Message (GalNet to CPU in Unicast Intervention Mode)

A burst of up to 8 32-bit words from the source GalNet device to the target CPU buffer which contains the unicast packet whose address is tagged for intervention mode. The first data word of the packet will be written to second word of the buffer. The first word is left empty for the END_OF_PACKET message.

Table 18: PACKET_TRANSFER Message (GalNet to CPU)

PCI Bits	Description
Address	
[31:27] [26:22] [21] [20:0]	GalNet Protocol Region CPU Device Number (bits [12:8] in 0x140030) '1' (DRAM) DRAM location
Data 0	
[31:0]	Data 0



PCI Bits	Description
Address	
Data 7	
[31:0]	Data 7

The PACKET_TRANSFER message can be transferred using any burst size over the PCI. The GalNet device uses a burst of 8 words.

10.3.9 PACKET_TRANSFER Message (CPU to GalNet)

A burst of up to 8 32-bit words from the source CPU Buffer to the target GalNet device which contains the packet.

Table 19	: PACKET	TRANSFER	Message	(CPU to	GalNet)
10010 10			mooougo		Cuntory

PCI Bits	Description
Address	
[31:27] [26:22] [21] [20:0]	GalNet Protocol Region Target Device Number '1' (DRAM) DRAM location
Data 0	
[31:0]	Data 0
Data 7	
[31:0]	Data 7

The PACKET_TRANSFER message can be transferred using any burst size over the PCI. It is recommended to use a burst of 8 words.



10.3.10 END_OF_PACKET Message (GalNet to CPU 16 Block Buffer)

A message from the source GalNet device to the CPU which indicates the end of the packet. This message is used when the GalNet device forwards one of the following packets directly to the CPU 16 block buffer:

- Unicast packets destined for the CPU (Device Number in the address table is equal to the CPU number)
- Multicast packets
- Unknown packets (if set by bit 6 in the Global Control Register, 0x140028)
- BPDU messages
- Sniffer packets when the CPU is the target sniffer
- EASE packets

The END_OF_PACKET message is written to the first word of the buffer.

Table 20: END_OF_PACKET Message (GalNet to CPU 16 Block Buffer)

PCI Bits	Description
Address	
[31:15] [14:11] [10:0]	CPU Buffer Base Address (0x140038) Offset Counter (16 total blocks) '0' (Always to the First word)
Data 0	
[31] [30:24] [23:16] [15] [14:12] [11:1] [0]	Sniffer Packet Reserved EASE sample (port0, bit 16; port7, bit 23) EASE sample is an original packet to CPU Source Channel Number Byte Count Valid Bit

10.3.11 END_OF_PACKET Message (GalNet to CPU in Unicast Intervention Mode)

A message from the source GalNet device to the CPU which indicates the end of a unicast packet transfer to the CPU in intervention mode. The END_OF_PACKET message is written to the first word of the buffer.

Table 21: END_OF_PACKET Message (GalNet to CPU in Unicast Intervention Mode)

PCI Bits	Description
Address	
[31:27] [26:22] [21] [20:0]	GalNet Protocol Region CPU Device Number (bits [12:8] in 0x140030) '1' (DRAM) '0' (Always to the First word)
Data 0	
[31] [30:24] [23:16] [15] [14:12] [11:1] [0]	Sniffer Packet Reserved EASE sample (port0, bit 16; port7, bit 23) EASE sample is an original packet to CPU Source Channel Number Byte Count Valid Bit



10.3.12 END_OF_PACKET Message (CPU to GalNet)

A message from the source CPU to the target GalNet device which indicates the end of the packet.

PCI Bits	Description
Address	
[31:27] [26:22] [21] [20:18] [17:0]	GalNet Protocol Region Target Device Number '0' (Internal registers) '111' (END_OF_PACKET message) '0'
Data 0	
[31] [30] [29:22] [21] [20:10] [9:0]	CRC (0 - Do not append, 1 - Append) '0' Target Port Number (1bit per each port; bit 22 - Port 0, bit 23 - Port 1 etc.) Multicast/Unicast Byte Count Target Buffer Address (divided by 0x600)



11. PCI Bus Operation

The GT-48002A can act as either a master initiating a PCI bus operation, or as a target responding to a PCI bus operation. The GT-48002A is enabled to both master the PCI bus and respond to memory accesses after RESET.

The GT-48002A has two sets of internal registers that are accessible through the PCI interface. Internal control registers for the GT-48002A are memory mapped and accessible through standard PCI read/write operations. PCI control registers are accessible through PCI configuration cycles.

11.1 PCI Configuration Header Registers

The GT-48002A's PCI configuration registers are located in the standard PCI configuration header locations. Access to these registers is through PCI configuration reads/writes with the IdSel signal asserted. PCI configuration registers control PCI functions and return PCI information (device/vendor ID, etc.)

11.2 Accessing DRAM and Internal Registers through the PCI Interface

All GT-48002A internal control registers and the local DRAM are mapped into PCI memory space. The GT-48002A looks at PCI address bits 31:22 to determine if it is the target for the current cycle. This results in a decode region of 4Mbytes per GT-48002A. Bit 21 of the address is used by the GT-48002A to subdecode on-chip between accesses to DRAM and accesses to the internal registers. Bits 20:0 are used to select a specific register or memory location. Register addresses given in this document refer to the value of bits 20:0 in the PCI address. The GT-48002A expects data in little-endian format, as is required by the PCI specification.

The GT-48002A acts as a "medium speed" decode device, returning DevSel* in 2 clocks.

11.3 PCI Bandwidth/Performance Issues

The PCI bus has an ideal maximum bandwidth of just under 132Mbytes/sec (about 1 gigabit per second.) In systems with many GalNet devices the bandwidth available on the PCI bus can become a performance limitation.

There are several factors that reduce the maximum achievable bus bandwidth:

- Aggressiveness of the PCI arbiter. For example, the use of hidden arbitration can save cycles between adjacent accesses and improve overall bandwidth. Simpler arbiters will degrade bandwidth as cycles that could be used for data transfer are used for arbitration.
- The GalNet protocol does involve some overhead when compared to raw data transfer.

While performance in any given system is impossible to estimate due to design differences, Galileo Technology has determined the theoretical maximum PCI bus loading for each 100Mbps port (see Table 23.) The bandwidth numbers shown in this table take into account overhead for the GalNet protocol, as well as overhead for the PCI bus itself (arbitration, clocks/transfer, etc.)

Packet Length	Maximum PCI Bandwidth Required per 100Mbps Port	Maximum Number of 100Mbps Ports per PCI Bus ¹
64	20.8 Mbytes/s	6
128	17.0 Mbytes/s	7
256	15.0 Mbytes/s	8
512	14.1 Mbytes/s	9
1024	13.6 Mbytes/s	9

Table 23: PCI Bandwidth Estimates

1. Maximum number of ports to guarantee 0% packet loss at worst case loading conditions.

(Please note that the actual performance is based on several system factors. Please contact Galileo Technology if you require assistance calculating maximum performance of your system.)

Table 23 makes the following worst-case assumptions:

• Packets are being received and transmitted at full wire speed (148,800 pps for 64-byte packets)



- All ports are fully loaded
- All packets must be routed across the PCI bus (not switched between ports in the same device.)

11.4 Plug-and-Play Considerations In PCI Systems

In "Plug-and-Play" systems, the BIOS writes 0xFFF.FFFF to the DRAM Base Address Register (0x10) and reads back the results to determine how much PCI memory space the device requires. If there are multiple GalNet devices in a system, 128Mbytes of PCI Memory Space can be allocated by a single device with the use of the ConfigMode pin. When ConfigMode is LOW, The GT-48002A requests 4 MBytes of PCI address space. When the DRAM Base Address register is read back, it will report 0xFFC0.0000 (bits [21:0] are '0'). When ConfigMode is HIGH, the GT-48002A requests 128 MBytes of PCI address space. When the DRAM Base Address register is read back, it will report 0xFFC0.0000 (bits [21:0] are '0').

Please note that only one GT-48002A should request 128Mbytes of PCI memory address space. In other words, only one device should have ConfigMode tied HIGH. The remaining GalNet devices should only request 4Mbytes of address space (ConfigMode tied LOW). Once the BIOS has completed memory space allocation, the GalNet devices which were only allocated 4Mbytes of memory address space should be re-mapped into the single 128Mbyte GalNet Protocol Region allocated by the GT-48002A which requested this space.

11.5 Unused PCI Bus in Stand-Alone Systems

Single-chip stand-alone applications do not require use of the PCI bus. The PCI bus pins must be connected as shown in Table 24 to insure proper operation when not using the PCI bus. All pull-up and pull-down resistors should have a value of $4.7K\Omega$. Be sure to have your own reset and 33.0 MHz clock on-board. All other PCI bus signals can remain unconnected.

Pin Name	Strapping
DevSel*	Pulled up to Vcc
Stop*	Pulled up to Vcc
Par*	No Connect
PErr*	Pulled up to Vcc
Frame*	Pulled up to Vcc
IRdy*	Pulled up to Vcc
TRdy*	Pulled up to Vcc
Gnt*	Pulled down to GND
IdSel*	Pulled down to GND
SErr*	No Connect
Req*	No Connect
Int*	No Connect
AD[31:0]	No Connect
CBE[3:0]	No Connect

 Table 24: Pin Strapping Requirements for Unused PCI Signals

11.6 PCI Bus Arbiter in Multiple GalNet Device Systems

All GalNet systems that use more than one device will require a PCI bus arbiter. The arbiter examines the bus request signals from each device and determines which device is granted the bus. Galileo provides reference designs for PCI bus arbiters (implemented in inexpensive PALs) on our website.

It is important to note that individual systems may have different arbiter design requirements. For example, if your system has several GT-48001A devices and a single GT-48002A (100-Mbps switch) it may make sense to give higher priority to the higher-speed 100BaseX interfaces.

12. Fast Ethernet Interfaces

The GT-48002A interfaces directly to two MII (Media Independent Interface) ports which are compliant with the IEEE standard (please see 802.3u Fast Ethernet standard for detailed interface information and timing parameters). Each MII port has the following characteristics:

- Capable of supporting both 10 Mbps and 100 Mbps data rates in half or full duplex modes
- Data and delimiters are synchronous to clock references
- Provides independent 4-bit wide transmit and receive paths
- Uses TTL signal levels
- Provides a simple management interface (common to all ports)
- Capable of driving a limited length of shielded cable

The GT-48002A incorporates all the required digital circuitry to interface to 100BaseTX, 100BaseT4, and 100BaseFX. Two Fast Ethernet ports are integrated in the GT-48002A and only a small amount of external logic is needed to implement the standard physical interfaces.

12.1 10/100 MII Compatible Interface

The GT-48002A MAC allows it to be connected to a 10Mbps or 100Mbps network. The GT-48002A interfaces to an IEEE 802.3 10/100 Mbps MII compatible PHY device. The data path consists of a separate nibble-wide stream for both transmit and receive activities. The GT-48002A can switch automatically between 10 or 100 Mbps operation depending on the speed of the network. Data transfers are clocked by the 25 MHz transmit and receive clocks in 100 Mbps operation, or by 2.5 MHz transmit and receive clocks in 10 Mbps operation. The clock inputs are driven by the PHY, which controls the clock rate based on auto-negotiation.

12.2 Media Access Control (MAC)

The GT-48002A MAC performs all of the functions of the 802.3 protocol such as frame formatting, frame stripping, collision handling, deferral to link traffic, etc. The GT-48002A ensures the any outgoing packet complies with the 802.3 specification in terms of preamble structure. The GT-48002A transmits 56 preamble bits before Start of Frame Delimiter (SFD). The GT-48002A operates in half-duplex or full-duplex modes. In half-duplex mode, the GT-48002A checks that there is no competitor for the network bus before transmission. In addition to listening for a clear line before transmitting, the GT-48002A handles collisions in a pre-determined way. If two nodes attempt to transmit at the same time, the signals collide and the data on the line is garbled. The GT-48002A listens while it is transmitting, and it can detect a collision. If a collision is detected, the GT-48002A transmits a 'JAM' pattern and then delays its re-transmission for a random time period determined by the backoff algorithm. In full-duplex mode, the GT-48002A transmits unconditionally.

12.3 Auto-negotiation

12.3.1 Disabled

When EnAutoNeg* is HIGH, auto-negotiation is disabled both ports and each port can be selected to be in half- or fullduplex mode independently. Following RESET the port duplex mode is set by the state sampled on DAddr[6] for Port 0 and DAddr[7] for Port 1. This value can be overridden in each port's Port Control register. The speed that each port operates in (10Mbps or 100Mbps) is determined by the frequency of TxClk[x] and RxClk[x] generated by the PHY. When the port is operating at 10Mbps, the PHY generates a 2.5MHz clock for both TxClk and RxClk. When the port is operating at 100Mbps, the PHY generates a 25MHz clock for both TxClk and RxClk.

12.3.2 Enabled

When EnAutoNeg* is LOW, auto-negotiation is enabled for both ports and the GT-48002A decodes the duplex mode for each port from the values of the Auto-Negotiation Advertisement register and the Auto-Negotiation Link Partner Ability registers at the end of the Auto-Negotiation process. (Note: The auto-negotiation feature on the 48002A is used ONLY to tell the 48002A-P-2 the duplex that each port is operating in. The SPEED (10/100) of each port is determined ONLY by RxClk and TxClk.) Once the duplex mode is resolved, the GT-48002A updates the port control registers with that duplex mode. The GT-48002A will continuously perform the following operations for each port (PHY addresses 1

Switched Fast Ethernet Controller



and 2 alternately), implemented as READ commands issued via the MDC/MDIO interface:

1. Read the PHY Auto-Negotiation Complete status. As long as PHY bit 1.5 (Register 1, bit 5) is '0' switch to Half-Duplex mode and continue to read PHY register bit 1.5. Continue to step 2 when PHY bit 1.5 is '1', signaling Autonegotiation is complete.

Steps 2 through 6 are performed once for every transition of PHY bit 1.5 from '0' to '1'. Once PHY bit 1.5 remains '1' and PHY registers 4 and 5 have already been read, the GT-48002A will continue to read PHY register 1, and monitor PHY bit 1.5. Steps 2 to 6 are performed once, if after Rst* de-assertion, the PHY bit 1.5 is read as '1', in order to update the GT-48002A duplex mode.

NOTE: PHY bit 1.2 (Link Status) is read and latched during this same register read operation, regardless of the Auto-Negotiation status.

- 2. Read the Auto-Negotiation Advertisement register, PHY Register 4. Continue to step 3.
- 3. Read the Auto-Negotiation Link Partner Ability register, PHY Register 5. Continue to step 4.
- 4. Resolve the highest common ability of the two link partners in the following manner (according to the 802.3u Priority Resolution clause 28B.3):

if (bit 4.8 AND bit 5.8) == '1' then ability is 100BASE-TX Full Duplex

else if (bit 4.9 AND bit 5.9) == '1' then ability is 100BASE-T4 Half Duplex

else if (bit 4.7 AND bit 5.7) == '1' then ability is 100BASE-TX Half Duplex

else if (bit 4.6 AND bit 5.6) == '1' then ability is 10BASE-T Full Duplex

else ability is 10BASE-T Half Duplex;

Continue to step 5.

5. Resolve the duplex mode of the two link partners in the following manner:

if ((ability == "100BASE-TX Full Duplex") or (ability == "10BASE-T Full Duplex")) then

duplex mode = FULL DUPLEX

else duplex mode = HALF DUPLEX;

NOTE: the value of the duplex mode indication should change only after reading both PHY registers 4 and 5. Continue to step 6.

6. Update the Port Control Register by writing the correct duplex mode bit. Continue with step 1.

12.3.3 Auto-negotiation Control Per Port

Since EnAutoNeg* pin enables or disables auto-negotiation for both ports, applications which require one port to autonegotiate and one port to be forced into a certain mode require an additional PLD to interface between the GT-48002A's MDIO and MDC pin and the PHY.

While the GT-48002A waits for auto-negotiation to complete on a port, it forces that particular port to half-duplex mode. If this port is not auto-negotiation capable (but supports full duplex mode), or the port needs to be forced to full-duplex while the other is left to auto-negotiate, the PLD will monitor the MDIO line and make some modifications to the data read by GT-48002A from the PHYs. Therefore, instead of defaulting to half-duplex, the modified data read back by the GT-48002A will place the port in full-duplex. In essence, the PLD mimics the completion of the auto-negotiation cycle with a device that is not capable to auto-negotiate. For detailed information about implementing auto-negotiation on a per port basis, including the required PLD equations, please download the application note located on Galileo's website (http://www.galileoT.com).



12.3.4 Auto-Negotiation, Software Detection

Auto-negotiation is enabled or disabled via a hardware pin. The status of auto-negotiation (enabled or disabled) can be indirectly evaluated via software. When auto-negotiation is enabled, the CPU does not have write control to the duplex mode bit in the port control register of both ports. The CPU only has read access of these bits. Therefore, if a CPU can write modify these bits, and then read these bits to to detect a change, it can conclude that auto-negotiation is DIS-ABLED. Otherwise, if it cannot change the value of these bits, it can conclude that auto-negotiation is ENABLED. To avoid detecting changes in this bit during an auto-negotiation cycle, this write/modify/read should be done several times.

12.4 Backoff Algorithm Options

The GT-48002A implements the truncated exponential backoff algorithm defined by the 802.3 standard. Aggressiveness of the backoff algorithm used by all of the ports is controlled by the Limit4 pin. Limit4 controls the number of consecutive packet collisions that will occur before the consequtive collision counter is reset. When Limit4 is LOW, the GT-48002A resets the collision counter after 16 consecutive retransmit trials, restarts the backoff algorithm, and continues to try and retransmit the frame. A packet which is endlessly colliding on re-transmits will continue to be re-transmitted forever, only changing backoff intervals. The GT-48002A supports port partitioning on consecutive collisions, a mode which must be enabled by the CPU. The retransmission is done from the data already stored in the DRAM. In the case of a successful transmission, the GT-48002A is ready to transmit any other frames queued in its transmit FIFO within the minimum IPG of the link.

When Limit4 is HIGH, the GT-48002A will reset its collision counter and restarts the backoff algorithm after 4 consecutive transmit trials. This results in the GT-48002A being more aggressive in acquiring the media following a collision. This will result in better overall switch throughput (less packet loss) in standardized tests. Limit4 can be toggled during switch operation.

12.5 Data Blinder

The data blinder field (DataBlind in the Serial Parameters register) sets the period of time during which the port does not look at the wire to decide to transmit (inhibit time.) The default value is 32 bit times.

12.6 Inter-Packet Gap (IPG)

IPG is the idle time between any two successive packets from the same port. The default (from the standard) is 9.6uS for 10Mbps Ethernet and 960nsec for 100-Mbps Fast Ethernet. Note that the IPG can be made smaller or larger than the Ethernet standards by programming. Making the IPG smaller can improve test scores at the cost of Ethernet compatibility (a trick used by many vendors during head-to-head magazine tests.) We do not recommend this mode of operation, however, as it violates IEEE standards.

IPG is programmable in the Serial Parameters register.

12.7 10/100 Mbps MII Transmission

When the GT-48002A has a frame ready for transmission, it samples the link activity. If the RxDV signal is inactive (no activity on the link), and the Inter-packet gap (IPG) counter has expired, frame transmission begins. The data is transmitted via pins TxD[3:0] of the transmitting port, clocked on the rising edge of TxClk. The signal TxEn is asserted at this same time. In the case of collision, the PHY asserts the CoL signal on the GT-48002A which will then stop transmitting the frame and append a jam sequence onto the link. After the end of a collided transmission, the GT-48002A will back off and attempt to retransmit once the backoff counter expires.

A waveform of the signals which are synchronous to TxClk (TxD0[3:0], TxD1[3:0], TxEn[1:0]) is shown in Figure 7. The actual delay times of the GT-48002A are tighter than the IEEE 802.3u standard, clause 22.3.1, as shown in Table 25.




Table 25: MII Signal Timings Sychronous to TxClk

		GT-48002A		IEEE 802.	.3u Spec.	
Name	Parameter	MIN	MAX	MIN	MAX	Units
vd	Valid Delay after Rising TxClk	2	14	0	25	ns

12.8 10/100 Mbps MII Reception

Frame reception starts with the assertion of RxDV (while the GT-48002A is not transmitting) by the PHY. Once RxDV is asserted, the GT-48002A will begin sampling incoming data on pins RxDV[3:0] on the rising edge of RxClk. Reception ends when the RxDV is deasserted by the PHY. The last nibble sampled by the GT-48002A is the nibble present on RxD[3:0] on the last RxClk rising edge in which RxDV is still asserted. During reception, the RxDV is asserted. If, while RxDV is asserted, the GT-48002A detects the assertion of RxEr, it will designate this packet as corrupted. While no reception is taking place, RxDV should remain deasserted.

A waveform of the signals which are synchronous to RxClk (RxD0[3:0], RxD1[3:0], RxDV[1:0], RxEr[1:0]) is shown in Figure 8. The setup and hold times of the GT-48002A are tighter than the IEEE 802.3u standard, clause 22.3.2, as shown in Table 26.




Figure 8: MII Receive Signal Timing

Table 26: MII Signal Timings Sychronous to RxClk

		GT-48002A		IEEE 802	.3u Spec.	
Name	Parameter	MIN	MAX	MIN	MAX	Units
ts	Setup Time to Rising RxClk	6		10		ns
th	Hold Time after Rising RxClk	1		10		ns



12.9 10/100 Mbps Full-Duplex Operation

When operating in Full-duplex mode the GT-48002A can transmit and receive frames simultaneously. In full-duplex mode, the CrS signal is associated with received frames only and has no effect on transmitted frames. The Col signal is ignored by the GT-48002A while in Full-duplex mode. Transmission starts when TxEn goes active. Transmission starts regardless of the state of RxDV. Reception starts when the RxDV signal is asserted indicating traffic on the receive port of the PHY.

12.10 Illegal Frames

The GT-48002A will discard all illegal frames and increment the appropriate error MIB counters. Examples include: runts (less than 64 bytes), oversize (greater than 1518 or 1522 bytes), and bad FCS (bad CRC.)

12.11 Partition Mode

A port enters Partition Mode when more than 61 consecutive collisions are seen on the port (whether the port is running at 10 or 100 Mbps). In Partition Mode the port continues to transmit but it will not receive. The PaEn bit in the corresponding Port Control register is set when a port is partitioned. A port is returned to normal operation mode when a good packet is seen on the wire.

12.11.1 Enabling Partition Mode

Partition is enabled (for all ports) by setting the enable bit in the GT-48002A Control Register. The default value is Partition disabled for all ports. You must have a CPU in the system to enable partition mode, there is no pin strapping option.

12.11.2 Entering Partition State

When Partition is enabled, a port will enter Partition state when either of the following two situations occur:

- The port detects a collision on every one of 61 consecutive retransmit attempts of the same packet.
- The port detects a single collision which occurs for more than 512 bit times

While in Partition state:

- If the interrupt is not masked, the GT-48002A will issue an interrupt to the CPU upon entering Partition state, and will set the partition bit of that port in the Interrupt Cause register.
- The port will continue to transmit its pending packet, regardless of the collision detection, and will not follow the
 usual Backoff Algorithm. Additional packets pending for transmission, will be transmitted, while ignoring the
 internal collision indication. This frees the port's transmit buffers which would otherwise be filled up at the
 expense of the other ports' buffers. The assumption is that Partition is a system failure situation (bad connector/cable/station), thus dropping packets is a small price to pay vs. the cost of halting the switch due to full buffers.
- The Partition Indication is available via the LED interface (both the status led blinking twice, and a dedicated led on constantly).

12.11.3 Exiting from Partition State

The port will exit from Partition state, following the end of a successful packet transmission or packet reception. A successful packet transmission will be declared, if no collisions were detected during packet transmit or receive. If the interrupt is not masked, the GT-48002A will issue an interrupt to the CPU upon exiting from Partition state, and will clear the partition bit of that port in the Interrupt Cause register.

12.12 Back-pressure

Back-pressure is not supported by the GT-48002A. Back-pressure can greatly deteriorate real network throughput in favor of better standardized test scores. Back-pressure works is by "jamming" an entire network segment when the switch cannot accept new transmissions. This blocks *all* traffic, including traffic between nodes on the same network segment (like blocking local phone calls when the long distance circuits are busy.) Simply dropping packets is a better solution for overall network throughput, although this is not reflected in some simplistic standardized tests. (Dropped



packets are detected by higher-layer protocols and regenerated.)

12.13 VLAN Tagging Support

The GT-48002A has the ability to receive and transmit Ethernet frames up to 1522 bytes in length, thereby accommodating the standard VLAN tagging bytes (four extra bytes.) This feature is enabled/disabled by bit 9 in the Port Control Register (0x040200 - 0x040204). The default is to have this feature disabled (i.e. bytes longer than 1522 are discarded as over-size frames.)

13. MII Management Interface (SMI)

The GT-48002A MAC contains an MII Management Interface (SMI) for an MII compliant PHY devices. This allows control and status parameters to be passed between the GT-48002A and the PHY (parameters specified by the CPU) by one serial pin (MDIO) and a clocking pin (MDC), reducing the number of control pins required for PHY mode control. Typically, the GT-48002A will continuously query the PHY devices for their link status, without CPU intervention. The predefined PHY addresses for the link query are 1 and 2 (out of possible 32 addresses). This protocol complies with the National DP83840 PHY device as well as other available PHYs.

A CPU connected to the GT-48002A has access to all of the PHY addresses/registers, by writing and reading to/from a dedicated set of GT-48002A SMI control registers. The SMI allows the CPU to have direct control over an MII-compatible PHY device via the GT-48002A SMI control register. This allows the driver software to place the PHY in specific modes such as Full Duplex, Loopback, Power Down, 10/100 speed selection as well as control of the PHY device's Auto-Negotiation function, if it exists. The CPU writes commands to the GT-48002A SMI register and the GT-48002A reads or writes control/status parameters to the PHY device via a serial, bi-directional data pin called MDIO. These serial data transfers are clocked by the GT-48002A MDC clock output.

13.1 SMI Cycles

The SMI protocol consists of a bit stream that is driven or sampled by the GT-48002A on each rising edge of the MDC clock. The bit stream format of the SMI frame is described in Table 27.

	PRE	ST	OP	PhyAd	RegAd	ТА	Data	IDLE
READ	11	01	10	AAAAA	RRRRR	Z0	DD(16)	Z
WRITE	11	01	01	AAAAA	RRRRR	10	DD(16)	Z

Table 27: SMI Bit Stream Format

• PRE (Preamble). At the beginning of each transaction, the GT-48002A sends a sequence of 32 contiguous logic one bits on MDIO with 32 corresponding cycles on MDC to provide the PHY with a pattern that it can use to establish synchronization.

- ST (Start of Frame). A Start of Frame pattern of 01.
- OP (Operation Code). 10 Read; 01 Write
- PhyAd (PHY Address). A 5 bit address of the PHY device (32 possible addresses). The first PHY address bit transmitted by the GT-48002A is the MSB of the address.
- RegAd (Register Address). A 5 bit address of the PHY register (32 possible registers in each PHY). The first
 register address bit transmitted by the GT-48002A is the MSB of the address. The GT-48002A always queries
 the PHY device for status of the link by reading register 1, bit 2.
- TA (Turn Around). The turnaround time is a 2 bit time spacing between the Register Address field and the Data field of the SMI frame to avoid contention during a read transaction. During a Read transaction the PHY should not drive MDIO in the first bit time and drive '0' in the second bit time. During a write transaction, the GT-48002A drives a '10' pattern to fill the TA time.
- Data (Data). The data field is 16 bits long. The PHY drives the data field during Read transactions. The GT-48002A drives the data field during write transactions. The first data bit transmitted and received shall be bit 15 of the PHY register being addressed.
- IDLE (Idle). The IDLE condition on MDIO is a high impedance state. The MDIO driver is disabled and the PHY should pull-up the MDIO line to a logic one.

13.1.1 SMI Timing Requirements

Figure 9 shows a waveform of the MDC line which is driven by the GT-48002A. Table 28 shows typical MDC timings.




Figure 9: GT-48002A MDC Waveform

Table 28: Typical MDC Timings

	GT-48002A			
Name	Parameter	TYPICAL	Units	
t1	MDC High Time	480	ns	
t2	MDC Low Time	480	ns	
t3 ¹	MDC Period	960	ns	

1. MDC is generated internally by dividing the Clk clock input by 32. Clk clock frequency of 33MHz is assumed.

A waveform of the MDIO line when it is driven by the GT-48002A is shown in Figure 10. The actual delay times of the GT-48002A are tighter than the IEEE 802.3u standard, clause 22.3.4, as shown in Table 29.




Figure 10: GT-48002A MDIO Output Delay

Table 29: MDIO Signal Timings (GT-48002A Driving MDIO)

		GT-48	3002A	IEEE 802.	3u Spec.	
Name	Parameter	MIN	MAX	MIN	MAX	Units
t4	Rising MDC to Valid MDIO	10	50	0	300	ns

A waveform of the MDIO line when it is driven by the PHY is shown in Figure 11. The setup and hold times requirements of the GT-48002A are the same as the IEEE 802.3u standard, clause 22.3.4, as shown in Table 30.






Figure 11: GT-48002A MDIO Setup and Hold Time

Table 30: MDIO Signal Timings (PHY Driving MDIO)

		GT-48	3002A	IEEE 802	.3u Spec.	
Name	Parameter	MIN	MAX	MIN	MAX	Units
t5	Setup Time to Rising MDC	10		10		ns
t6	Hold Time after Rising MDC	10		10		ns

13.2 Link Detection and Link Detection Bypass (ForceLinkPass*)

Typically, the GT-48002A will continuously query the PHY devices for its link status, without CPU intervention. The predefined PHY addresses for the link query are 1 and 2 (out of possible 32 addresses). The GT-48002A will alternately read register 1 from PHY1 and PHY2 and update the internal link bits according to the value of bit 2 of register 1. In the case of "link is down" (i.e. bit 2 is '0'), that port will enter link test fail state. In this state, all of the port's logic is reset. The port will exit from link test fail state only when the "link is up" i.e. bit 2 of register 1 is read from the port's PHY as '1'.

The GT-48002A offers the option to disable the link detection mechanism by forcing the link state of both ports to the link test pass state. This is done with the ForceLinkPass* pin, which is sample at RESET. When ForceLinkPass* is LOW on RESET, the link status of both ports remains in the "link is up" state regardless of the PHY's link bit value. When ForceLinkPass* is HIGH on RESET, the link status of the ports is read through the SMI from the PHY devices (register 1, bit 2).



14. Network Management Support

The GT-48002A supports the following management features:

- HP-EASE packet sampling technology
- Repeater MIB and PCI counters
- Station-to-Station connectivity matrix
- Port monitoring (sniffer) mode

This section describes the MIB counter, connectivity matrix and port mirroring functions. The HP-EASE functions are described in the following section.

14.1 Repeater MIB and PCI Counters

The GT-48002A incorporates a full set of Repeater MIB counters for each Ethernet port, as well as counters for activity on the PCI interface. Counters are accessed by the management CPU through the PCI interface.

The Repeater MIB counters include the following:

- Bytes Received
- Bytes Sent
- Frames Received
- Frames Sent
- Total Bytes Received (Good and Bad)
- Total Frames Received (Good and Bad)
- Multicast Frames Received
- Broadcast Frames Received
- CRC + Alignment Error
- Oversize Frames
- Fragments
- Jabber Frames
- Collision
- Late Collision
- Frames with length of 64 Bytes
- Frames with length of between 65-127 Bytes
- Frames with length of between 128-255 Bytes
- Frames with length of between 256-511 Bytes
- Frames with length of between 512-1023 Bytes
- Frames with length of between 1024-1522 Bytes
- MAC Receive Error (received packets with RxEr asserted)
- Dropped Frames

The global PCI counters are:


- PCI Frames Received
- PCI Frames Sent

Please see the register description section below for more information on the repeater MIB registers.


14.2 Station-to-Station Connectivity Matrix

The GT-48002A provides a mechanism to record the Destination Port(s), Destination MAC Address, Source MAC Address and the Byte Count of all the forwarding packets in an external FIFO for RMON Station-to-Station (STS) Connectivity Matrix support. The FIFO is connected to the DRAM's data lines and controlled directly by the GT-48002A. The GT-48002A asserts the ChipSel* pin, and reads the packet routing, Byte count, the Destination Address and Source Address. Figure 12 is a timing diagram which shows the relationship between the assertion of ChipSel*, DRAM control signals and DRAM data lines for a one word burst read of RMON data. Figure 10 shows a multiple word burst read of RMON data. An application note giving detailed information about hooking up a FIFO to the 48002A for station-to-station connectivity support is located on Galileo's website (http://www.galileoT.com).










14.2.1 Data Structure Format

Figure 14 shows the format of the STS data structure. The first word includes information about the destination port(s) for this packet indicated by the first 8 bits. This word is useful for multicast packets only and is read back by the GT-48002A by a one word burst read. The next word is the byte count and the type of packet, indicated by bit 21 (1 = multicast, 0 = unicast), also read back by the GT-48002A with a one word burst read. The third fourth and fifth word includes the Destination Address and the Source Address read back by the GT-48002A with a three word burst read. The assertion of this data is indicated by Chipsel*, a dedicated output pin. Please note that the assertion of the ChipSel* does not necessarily happen in consecutive cycles. In other words, the RMON data is not read back by the GT-48002A in three consecutive bursts.







14.3 Monitoring (Sniffer) Mode

The CPU can program the GT-48002A to work in Monitoring mode for one of the two Fast Ethernet ports. In Monitoring mode, the GT-48002A sends all receive (including local traffic) and transmit packets to the CPU or to a port in one of the GT-48002A devices which was assigned to be the Sniffer. The packets that are forwarded to the Sniffer are not necessarily in a linear time order.

Monitoring Mode is enabled by setting bit 2 in the Port Control register. The target sniffer is written into the CPU and Sniffer Numbers register. Only one port of a single GT-48002A device can work in monitoring mode at a time.

14.4 Spanning Tree Support

The GT-48002A provides the hardware assistance for Bridge Spanning Tree Algorithm implementation. The Spanning Tree algorithm itself is performed by a management CPU.

The GT-48002A includes a SpanEn bit in the Global Control register and additional SpanEn bits in each of the 8 Port Control registers. Table 31 summarizes the hardware assistance for the Spanning Tree algorithm.

SpanEn (Global)	SpanEn (Port)	Logic State	Remarks
0	х	Port Enable	No Spanning Tree. Treat BPDUs as regular Multicast.
1	1	Blocking, Listening, Learning	Transfer BPDUs to CPU. All receive/transmit packets are rejected, except BPDU messages from the CPU. Address learning disabled.
1	0	Forward	Transfer BPDU to the CPU. Accept all packets. Address learning enabled.

Table 31: Spanning Tree Enable Bit Definition

Note 1: The GT-48002A does not learn MAC addresses during the Spanning Tree 'Learning' stage (it is 'learning' the bridge topology while in this mode.) The GT-48002A only learns MAC addresses in the Forward mode.

Note 2: The CPU can send BPDU messages to a port of the GT-48002A which is disabled. The mechanism to send BPDUs from the CPU to a locked port is to send a BUFFER_REQUEST message like the format shown in Section 10.3.4, but with the LSB bits of the address as 0x58, instead of 0x0. This BUFFER_REQUEST message will cause the GT-48001A to allocate a buffer regardless of the state of that port.

14.5 Broadcast Storm Filtering


Excessive broadcast packets (broadcast "storms") can be filtered in a managed switch by setting the DisBroad bit in the port control register. Broadcast packets can be re-enabled once the loops causing the broadcast storm are eliminated via the spanning tree algorithm.

alileo

15. HP-EASE Packet Sampling Technology

Hewlett-Packard's Embedded Advanced Sampling Environment (HP-EASE) is supported directly by custom hardware in the GT-48002A device. HP-EASE provides many of the management functions that RMON provides, but at a greatly reduced implementation cost. With the GT-48002A device, the switch OEM has the freedom to implement RMON, sampled RMON, EASE, or any of the above.

The HP-EASE functionality is best understood using the familiar stack model, as shown in Figure 15. An HP-EASE agent running on the management CPU, combines samples of packets passing through the switch, with snapshots of the MIB counters and forwards these to a management console through SNMP "trap" messages. This approach is different from RMON, as RMON keeps all data within the switch until polled by the management console. The GT-48002A provides the hardware packet sampling portion of the HP-EASE protocol. This capability can be used to implement a "true" HP-EASE compliant product, or as a method to implement sampled management such as statistical RMON.



A system implementing HP-EASE provides network management functions similar to RMON. However, a network device (or CPU) implementing HP-EASE is not required to have the extensive CPU or memory resources needed to fully implement all groups of RMON. EASE significantly reduces the requirement for these resources by statistically sampling data on network segments while RMON requires the processing of every network event. The philosophy of EASE is to off-load the intelligence and processing power required for network monitoring to the network management station rather than the network device.

15.1 HP EASE Technology Overview

A system with HP EASE provides network management functions similar to RMON. However, a network device (or CPU) implementing HP EASE is not required to have the extensive CPU or memory resources needed to fully implement all groups of RMON. EASE significantly reduces the requirement for these resources by statistically sampling data on network segments. RMON requires the processing of every network event. The philosophy of EASE is to off-load the intelligence and processing power required for network monitoring to the network management station rather than the network device.

HP EASE sampling requires a counter for each network segment. This counter indicates the number of packets to be skipped before a sample is taken. When the counter reaches zero, the next packet on the network segment is captured by the network device. Software then truncates the sampled packet, to some small fixed length, and appends a snapshot of specific MIB counters for that segment. The counter snapshot does not have to be taken simultaneously with the sample. Software may introduce a delay of some milliseconds after the packet is sampled by hardware, however minimizing this delay makes EASE more accurate. The newly created datagram is sent off to the network management station as an SNMP trap. The network management station records the sample and counters in a database, and uses the information to obtain traffic load estimates, top talker matrices, high-level protocol flows, and other useful sets of information. After the sample has been taken, the CPU loads the count-down counter with the next skip count to capture the next sampled packet. The skip count is a random value loaded by software.

EASE software in the network device must keep track of the last receive error sources and the associated error conditions. The network device keeps track of errors associated with received packets and informs the CPU of the source address (SA) of these error packets.

15.2 EASE Functionality on the GT-48002A

Support for EASE sampling is directly integrated in the GT-48002A chip, but requires the presence of a CPU in order to function, for enabling the EASE support as well as the sample packet processing. Each GT-48002A chip supports two network segments (one per each port) as well as a PCI system bus. Sampling will occur only on the network segments, and sampled packets will be sent to the CPU via the PCI system bus. Sampling is not performed on the PCI bus. It may, however, be performed on packets received from the PCI bus, but only as a function of the counters for the destination ports (i.e. packets entering the GT-48002A via the PCI bus and being transmitted through one or more ports). There is no counter for the PCI interface itself. Only good packets of valid length are sampled. All other packets are not sampled and do not affect the skip count. All counters and registers implemented in the GT-48002A chip in order to support EASE functionality, may be accessed by the CPU from the PCI system bus.

15.3 Ease_Register

A register is defined for each external port supported on the GT-48002A device. This register is used by the CPU to load the internal count down counter, described above, with a random skip count. The count-down counter is 20 bits in length and is used to actually determine when a sample is to be made. The GT-48002A implements a shadow register for each of the Ease_Registers. The shadow register address is the same address as the Ease_Register address. After a value has been written to the Ease_Register it is transferred to an internal 1 word deep FIFO (the shadow register) or directly to the actual count-down counter if that counter is currently idle and empty. If the value can not be transferred to the count-down counter, the value will be held in the Ease_Register shadow register until space becomes available (i.e. a sample has been taken). If the Ease_Register shadow register was written and the CPU does attempt to write a new value, the new value will silently replace the existing value. If the Ease_Register is empty at the time a new value needs to be loaded into the internal counter or the shadow register, the GT-48002A will simply wait, indefinitely, for the CPU to write a value into EASE_register. In this situation, EASE is effectively disabled on that port.

EASE (8 Registers), Offset: 0x040228 - 0x04022c

Bits	Field Name	Function	Initial Value
19:0	Ease_Register	value loaded to the internal count-down counter of port 0	0x0
31:20	-	Reserved.	-

15.4 EASE Interrupts

A status bit indicating the full/empty status of the Ease_Register for each external port supported on the GT-48002A, is maintained as part of the Interrupt Cause register. When a value is moved from the Ease_Register into an internal counter or shadow register, a bit is reset in the Interrupt Cause register indicating that the Ease_Register is now empty.

Setting this bit should also generate a processor interrupt. The Interrupt Cause register may be read to determine the state of the Ease_Registers, and may be written to clear the interrupt condition described above. It is possible for the CPU to mask the interrupt condition as well as clear the interrupt condition. The GT-48002A implements a mask bit in the Interrupt Mask register for each EASE status bit in the Interrupt Cause register. Masking and clearing the interrupts are executed in a way that is consistent with the other interrupts supported by the GT-48002A.

Interrupt Cause Register, Offset: 0x044

Bits	Field Name	Function	Initial Value
19	EaseReg0Empty	Ease_Register of port 0 is empty	0x0
20	EaseReg1Empty	Ease_Register of port 1 is empty	0x0
27	ErrorSASent	Error_Source message sent to CPU	0x0
other	various interrupt cause bits	left unchanged. See register section for details	

Interrupt Mask Register, Offset: 0x048

Bits	Field Name	Function	Initial Value
27:19	MaskBits	Mask the CPU interrupt line for the appropriate bits in the Interrupt Cause register.	0x0
other	various interrupt mask bits	left unchanged. See register section for details	0x0

15.5 Sampled Packet Indication

Sampled packets are copied into the CPU's receive buffers using the same mechanism as normal receive packets. The only difference, from the CPU's point of view, is that the GT-48002A will put an indication in the first word of the receive buffer which identifies the packet as a sample. The sample indication bits specify which ports on the particular GT-48002A the sample is associated with. It is possible for a single sample to be associated with more than one port at a time. For example, a broadcast packet flooded to all ports may be sampled on several ports if each of their skip counters had previously been decremented to zero.

Each GT-48002A device operates independently, so it is possible for the CPU to receive the same sample from different GT-48002A devices. For example, a broadcast packet flooded to all ports in the system may be sampled by several GT-48002As at the same time. Each sample will result in a separate copy of the packet being sent to the CPU. It is also possible to sample a packet which would normally be received by the CPU. In this case, only a single copy of the packet can be sent to the CPU. The CPU should be responsible for determining if a sampled packet should also be accepted as a normal receive packet. In the case where a normally received packet is also a sample from multiple GT-48002A devices (e.g. a broadcast packet), the GT-48002A must provide an indication which allows the CPU to avoid processing duplicate packets. This indication is provided by the GT-48002A which actually received the packet from an external link.

An additional bit in the packet header indicates that the sample packet was originally received from an external link to the CPU as opposed to the PCI system bus. Other GT-48002A devices which sampled the flooded packet only because it was received from the PCI interface and is being transmitted on a port whose internal counter was decremented to zero will not have this indication. These samples are "pure" samples and the CPU will know that it should not process the packet as a normally received packet.

The first word in each 2K block holding the packet to CPU contains the following bits:



- Sniffer (bit 31) (active HIGH)
- n/a (bits [30:18])
- EASE sample for port 1 (bit 17) (active HIGH)
- EASE sample for port 0 (bit 16) (active HIGH)
- EASE sample is an original packet to CPU (bit 15) (active HIGH)
- Source Channel number (bit 12, 1 port1; 0 port0;)
- Byte Count (bits [11:1], bit 11 is MSB)
- Valid bit (bit 0, active HIGH)

These parameters are written at the end of the packet transfer.

15.6 Error Source Indications

EASE software in the network device must keep track of the last receive error sources and the associated error conditions. The GT-48002A informs the CPU of error source conditions by writing the Error_Source message to a new Error_Source buffer area in CPU memory. Operations in the Error_Source buffer area are similar to those in the NEW_ADDRESS, START_OF_PACKET and Intervention buffer areas. There is an Error_Source Base Address Register in the GT-48002A in which the CPU writes a pointer to the Error_Source buffer area. The Error_Source buffer area is able to hold 32 entries. Two types of errors are defined for this procedure: FCS error and frames too long. When the GT-48002A receives a packet with any of the above conditions, it will generate and write an Error_Source message to the CPU's buffer area. The Error_Source message will contain the 48-bit source address of the error packet, the source port number and an indication of the error type. The CPU may poll the Error_Source buffer area for new messages. However, the GT-48002A includes a separate bit in the Interrupt Cause register which indicates that the GT-48002A has written an Error_Source message into the CPU's memory. An appropriate mask bit is defined in the Interrupt Mask register.

CPU Error Source Base Address, Offset: 0x140050

Bits	Field Name	Function	Initial Value
31:8	ErrorSourceBaseAdd	Contains a pointer to the CPU 'Error_Source' area. The area includes 32 entries (2 32-bit words each) for the GT-48002A's 'Error_Source' messages.	0x0
7:0	-	Reserved. Must be 0x0 when written.	-

'Error_Source': The data written by the GT-48002A device to the 'Error_Source' messages buffer area that contains information about an Error Source Address. The data format is as follows:

PCI Bits	Description
Address	
[31:8] [7:3] [2:0]	ErrorSourceBaseAdd offset pointer to entry '000'
Data 0	
[31:3] [2] [1] [0]	MAC address [19:47] 1 - n/a 1 - FCS Error 1 - Over Count Error
Data 1	
[31:25] [24] [23:19] [18:0]	reserved 0 - port 0; 1 - port 1; Device# (bit 23 is MSB) MAC address [0:18]

∎alileo

15.7 Enabling/Disabling EASE Functionality

An explicit HP EASE enable/disable bit is provided in the Global Control register for the GT-48002A device. When HP EASE is disabled using this bit, no EASE samples nor Error Source messages are sent to the CPU. HP EASE packet sampling can be disabled on a port anytime the internal counter can not be reloaded with a new skip count because the CPU has not provided any new values via the Ease_Register. Interrupt conditions generated by an empty Ease_Register can be masked by appropriate bits in the Ease_Full_Mask and/or Interrupt Cause registers.

15.8 Interaction With Other GT-48002A Features

Some GT-48002A features are incompatible with HP EASE, and will require that HP EASE be disabled. In most cases, it can be the responsibility of software to assure that HP EASE is disabled when used with other GT-48002A features.

- Broadcast Intervention Mode: HP EASE is independent of broadcast intervention mode.
- <u>Unicast Intervention Mode:</u> HP EASE should be disabled when using this mode.
- <u>Sniffer Mode</u>: HP EASE should be disabled on the GT-48002A device which one of its ports has been configured to work in monitoring mode (e.g. that port's Rx and Tx traffic are sent to the Sniffer).
- RMON Station-to-Station Matrix: HP EASE is independent of the Station-to-Station Matrix feature.
- <u>Spanning Tree Support</u>: HP EASE may only be enabled on GT-48002A which has its ports configured in the forwarding state. If the global Spanning Tree enable bit is set and the port is blocked, listening or learning, HP EASE should not be enabled. If the global Spanning Tree enable bit is clear or the port is in the forwarding state, HP EASE can be enabled. It can be the responsibility of software to assure that EASE is enabled correctly when used with Spanning Tree features.
- Address Learning: HP EASE in no way impacts the learning process of the GT-48002A device.
- <u>LED Serial Interface</u>: EASE packet sample indications are accessible via the serial LED interface mainly for debug purpose. LedData bit # 125: EASE sample indication for port 0. LedData bit # 126: EASE sample indication for port 1. (LedData bit#1 is the bit on which LedStb is HIGH). The LED circuit implements a "monostable" stretching function to enable viewing these dynamic signals.



16. DRAM Interface and Usage

The GT-48002A includes direct support for EDO DRAMs. The performance of EDO satisfies the required bandwidth for data transfer, address recognition and Tx descriptor fetch/update. The DRAM interface is entirely glueless. All accesses are performed as 32-bits. The DRAM interface is designed for 60ns EDO DRAMs and all timings are guaranteed to work with these devices. Refresh is performed automatically by the GT-48002A. Please refer to the Galileo-7 evaluation platform schematics for an example of EDO DRAM design with the GT-48002A.

The GT-48002A requires about 300Kbytes of the DRAM for the address table and other private data structures. The remainder is used for packet buffers. Following power-up or system RESET, the GT-48002A device creates the MAC Address Table in DRAM, and initializes all locations in the table to indicate that invalid entries exist in all locations.

Galileo recommends using DRAM with 256K x 16 configuration. When using this configuration, 2 DRAM chips are required for 1 MByte, and 4 DRAM chips are required for 2 MBytes. If 1 MByte is selected, RAS0* should be connected to 2 DRAM chips while RAS1* should be left unconnected.

If 2 MBytes is selected, RAS0* will control the first 1MB bank, while RAS1* will activate the second 1MB bank. DData[31:0], DAddr[8:0], CAS*, and WE* should be connected to both banks.

Using 1 or 2 MBytes of DRAM is entirely up to the architect. 2MBytes increases the size of the Rx Buffer space as shown in Table 3. This performance advantage must be weighed against the cost of additional memory.

17. LED Support

The GT-48002A supports two types of LED interfaces: a serial interface and a parallel interface. The serial LED interface is similar to the 3-pin LED interface of the GT-48001A device which requires a PAL to interpret the LED bit stream. Galileo also provides reference designs and example PAL equations in the LED interface application note available on our website.

The parallel interface offers the LED information directly via the device outputs. An external driver is required to drive the LEDs. The mode of the parallel LED interface is selectable via the LEDMode pin.

17.1 Led Indications Interface Description

Table 32 shows the data accessible on the LED Indications Serial Interface for each of the GT-48002A ports.

Data Description	Symbolic Signal Name	Туре
Primary Port Status LED	primary_port_status	n/a
Transmit data in progress	transmit	dynamic
Receive data in progress	receive	dynamic
Collision active	collision	dynamic
Forwarding of unknown packets enabled	unknown_enable	static
The port is configured as Sniffer	port_is_sniffer	static
Full/Half duplex	full_duplex	static
Receive Buffer Full	rx_buffer_full	dynamic

Table 32: LED Signals Available

17.2 Detailed LED Signal Description

17.2.1 Primary Port Status LED

The Primary Port Status LED indicates the port status in two operation modes, selectable via the LEDMode input.




17.2.1.1 Primary Port Status LED in Mode 0: (LEDMode input is LOW)

In this mode, the Port Status LED provides the following information:

if Port is disabled Port Status LED is OFF; else if Link Integrity test failed Port Status LED blinks once; else if Partition State detected Port Status LED blinks twice; else Everything is OK (Port Status LED is ON)


17.2.1.2 Status LED blink timing (Mode 0)

Link Integrity test failed, Status LED blinks once. Primary status bit is active for 500 ms every 5s.



Partition, Status LED blinks twice. Primary status bit is activated twice every 5seconds for 500 ms each time, with a period of 1500 ms between two consecutive activations.

Figure 16: Primary Status LED Timing (Port Partitioned)



17.2.1.3 Primary Port Status LED (Mode 1): (LEDMode input is HIGH)

In this mode, the Port Status LED initially displays the port link status information (indication type a) and then switches to reflect the port traffic (Transmit or Receive) activity (indication type b). The switching between the two types of indications is as follows:

Indication type a:

The Port Status LED indicates the port link status for a period of about 3 to 3.5 seconds (active - link test passes, inac-



tive - link test fails) following any of the events below:

- 1. Rst* deassertion
- 2. Transition between link test fail to link test pass

Following this time period, the Port Status LED will switch to indication type b. In the case that the link test fails, the Port Status LED will remain inactive and will not switch to indication type b.

Indication type b:

The Port Status LED indicates the port traffic (Transmit or Receive) activity which is a logical OR of the TxEn active and RxDV active dynamic signals. The "monostable" function is applied to this indication type so the LED can be viewed for a period of about 62 ms for LEDMode 0, or for about 7.5 ms for LEDMode 1, per each traffic activity. The Port Status LED will switch to indication type a on the following cases:

- 1. Rst* assertion
- 2. Transition from link test pass to link test fail

17.2.2 Transmit data in progress

This signal indicates the port is transmitting data.

17.2.3 Receive data in progress

This signal indicates port receive activity.

17.2.4 Collision active

This signal indicates the port collision event detected by the port.

17.2.5 Full/Half duplex

This signal indicates the port duplex: active - full duplex, inactive - half duplex.

17.2.6 Receive Buffer Full

In order for this LED to be active, Rx Buffer Threshold must be enabled (see Table 4). This signal indicates the port receive buffer status: active - the buffer exceeds it's programmed threshold, inactive otherwise.

17.2.7 Forwarding of unknown packets enabled

This signal indicates the port mode of forwarding unknown packets: active - forwarding unknown packets enabled, inactive otherwise.

17.2.8 The port is configured as Sniffer

This signal indicates if the port mode is configured as a sniffer target port: active - port is a target sniffer, inactive otherwise.

17.2.9 Link Fail State

This signal indicates the port link status: active - link is down, inactive - link is up.



17.2.10 Partition State

This signal indicates the port partition status: active - port entered partition state, inactive otherwise.

17.2.11 Secondary Port Status LED

Indicates the secondary status mode as per the inverted value of LEDMode input.

17.2.12 Pure Port Status LED

This signal will be inactive for any of the following events:

- Port is disabled
- Link Integrity Test Failed
- Partition State Detected

Otherwise, this signal is active.

17.3 LED Signals Timing Type

17.3.1 Static LED Signals

These signals are stable for relatively long time periods. The LED indication directly reflects their current value. The static signals are:

- Port Status (LEDMode 0)
- Forwarding of Unknown packets enabled
- Port Configured as Sniffer
- Full/Half Duplex

17.3.2 Dynamic Internal Signals:

These signals are typically active for short time periods. In order to be visible through the LED Indication Interfaces, the GT-48002A includes a "monostable" function per each of these dynamic signals so they can be viewed on the LED indication output for a period of about 62 ms in LEDMode 0 and 7.5 ms in LEDMode 1. The dynamic signals are:

- Port Status (LEDMode 1)
- Transmit data in progress (TxEn)
- Receive data in progress (RxDV)
- Collision active (Col)
- Receive Buffer Full


17.4 Serial LED Interface Description

The LED serial interface consists of three outputs:

- LEDCIk: LEDCIk is the primary timebase of the LED Indications Interface. It is a 50% duty cycle free running clock at a fixed frequency selectable via the LEDMode input. If LEDMode is LOW, LEDCIk will be 1 MHz. If LEDMode is HIGH, LEDCIk will be 202 KHz. LEDCIk is HIGH-Z when Rst* is asserted.
- LEDStb: LEDStb (active HIGH) indicates the beginning of the data frame. LEDStb is activated for a duration of one LEDClk cycle once every 128 LEDClk cycles, starting from Rst* deactivation. This signal marks the beginning of the 128 bit long LED data frame. LEDStb transitions occur 90 ns after LEDClk rising edge.
- LEDData: The internal signals are multiplexed on the LEDData output for every data frame. LEDStb activation
 signals the presence of data bit #1 (out of 128 bits) on the LEDData output. LEDData transitions occur 90 ns
 after LEDClk rising edge. All internal signals accessible via LEDData are active HIGH internally and are
 inverted on the LEDData output (i.e. when an internal signal is active, the data bit on the LEDData output will
 be LOW). For example: If port 0 transmits data, the internal_event_transmit[0] signal is active HIGH and the
 corresponding bit 9 in the LEDData serial stream is LOW.



The timings for the LED serial interface are shown in Figure 17.



17.4.1 Table of Internal Activities/Status Driven via the Serial LED Interface

The following table defines a bit by bit description of the internal signals driven through the LED Indications Serial Interface. The bit number refers to the activation of LEDStb. LEDStb is active for bit# 1. RESERVED bits contents is not defined (i.e. can be either HIGH or LOW).

Bit Number	Signal	Bit Number	Signal
1	primary_port_status[0]	22	port_is_sniffer[1]
2	primary_port_status[1]	23	full_duplex[1]
3-8	PRIVATE	24-72	-reserved-
9	transmit[0]	73	link_test_fail[0]
10	receive[0]	74	link_test_fail[1]
11	collision[0]	75-80	-reserved-
12	rx_buffer_full[0]	81	partition[0]
13	unknown_enable[0]	82	partition[1]
14	port_is_sniffer[0]	83-88	-reserved-
15	full_duplex[0]	89	secondary_port_status[0]
16	-reserved-	90	secondary_port_status[1]
17	transmit[1]	91-96	-reserved-
18	receive[1]	97	pure_port_status[0]
19	collision[1]	98	pure_port_status[1]
20	rx_buffer_full[1]	99-128	-reserved-
21	unknown_enable[1]		

Table 33: LED Signals

ileo


17.5 Parallel LED Interface Description

The Parallel LED Interface consists of the six MACLED output pins per port.

- MAC0LED[0], MAC1LED[0] : Port Status LED
- MAC0LED[1], MAC1LED[1] : Transmit data in progress (TxEn)
- MAC0LED[2], MAC1LED[2] : Receive data in progress (RxDV)
- MAC0LED[3], MAC1LED[3] : Collision active (Col)
- MAC0LED[4], MAC1LED[4] : Full/Half Duplex
- MAC0LED[5], MAC1LED[5] : Receive Buffer Full

The MACOLED and MAC1LED outputs are active LOW. An external buffer should be added for each driven LED. The MACOLED and MAC1LED outputs reflect the same data (value and timing) which is accessible via the Serial Interface. The Parallel Interface includes the same "monostable" function on the Dynamic Internal Signals as the Serial Interface. The "monostable" function timing is selected via the LEDMode input.







18. Interrupts

The GT-48002A signals interrupts to a management CPU via the PCI INTA# pin. Interrupts are maskable through the Interrupt Mask register and the interrupt source is determined through the Interrupt Cause register. The Interrupt Mask register defaults to masking all interrupts. A '0' in the appropriate bit means that particular interrupt will be masked. A '1' in the appropriate bit means that particular interrupts are masked.

Interrupts are cleared by writing '0' to the corresponding bit in the Interrupt Cause register. Writing '1' to a bit in the Cause register has no effect.

19. RESET Configuration

The GT-48002A uses several pins as configuration inputs to set certain parameters following a RESET. The definition of the configuration pins changes immediately after RESET to their usual function.

19.1 Configuration Pins

Configuration pins must be pulled up or down externally at RESET to select the desired operational parameter. The recommended value of the pull-up/down resistors is 4.7K ohms. Table 34 shows the configuration pins for the GT-48002A.

Pin	Configuration Function
DAddr[4:0]	Device Number
DAddr[5]	DRAM Size
0- 1-	2Mbyte 1Mbyte
DAddr[6]	Half/Full Duplex Mode for Port 0
0- 1-	Half Duplex Full Duplex
DAddr[7]	Half/Full Duplex Mode for Port 1
0- 1-	Half Duplex Full Duplex
DAddr[8]	DRAM Type
0- 1-	Reserved EDO
LEDMode*	LED Mode
0- 1-	LEDMode 0 LEDMode 1
ForceLinkPass*	Force Link Pass (For Both Port 0 and Port 1)
0- 1-	Force Link Status to "link is up" Read Link Status from the PHY via SMI

Table 34: RESET Pin Strapping Options

19.2 Configuration Input Timings

The configuration inputs have two timing requirements:


- setup/hold time to clock (as any synchronous input)
- setup of at least 10 clock cycles before RESET de-assertion (rising edge).

You can guarantee these parameters by using resistors to strap the configuration pins and delaying RESET de-assertion until least 10 clock cycles after the clock is stable.



20. Switch Expansion

Figure 19 shows how a GT-4800x switch may be expanded beyond the PCI physical limit of 10 loads. Multiple GT-48002A devices are connected to a local PCI bus. The PCI buses are connected via PCI-to-PCI bridges. These devices are being used to filter the traffic between multiple PCI buses, and therefore to increase the effective aggregate bandwidth in the switch. The local traffic between GT-48002A devices in one PCI bus is not forwarded to the other GT-48002A devices. Only the traffic between GT-48002A devices in different PCI buses crosses the bridges.Such an implementation requires a CPU to initialize the bridges.







21. Development Tools

Galileo Technology and a number of third party vendors offer development tools for the GT-48002A. Vendors wishing to join Galileo's third party developers program should contact Galileo's Ethernet marketing group (ethernet@galileoT.com.)

21.1 Evaluation Platforms

Galileo provides the Galileo-7 Evaluation platform for the GT-48002A. Galileo-7 is a full sized PCI card that includes a single GT-48002A with 2 10/100BaseX ports with MII connectors. The evaluation board also comes with two 10/100 Modules which include the MII connector, PHY circuit, and RJ45 connector. Galileo-7 can be used stand-alone, or plugged into a PCI backplane, including the Galileo-4PB passive backplane. The Galileo-7 can be easily combined with the Galileo-6Q 10BaseT evaluation board for the GT-48001A, allowing mixed 10/100-Mbps switched to be proto-typed rapidly.

21.2 Verilog Models

Galileo provides Verilog models for all components, including the GT-48002A. Please contact your local sales representative for pricing information.

21.3 Reference Designs

Several reference designs are available for the GT-48002A. Full schematics and design information are available for the Galileo-7 board on our website. Check our website periodically for updates.

21.4 Complimentary Products

Galileo manufactures a line of CPU core logic chips for MIPs processors that incorporate PCI interfaces. The GT-64010A provides all core logic functions for 64-bit bus MIPs processors: R4600, R4650, R4700 and R5000. For the 32-bit bus R4640, Galileo offers the GT-64011. Information on both devices is available on our website.

∎alileo

22. Register Tables

The GT-48002A incorporates the required PCI Configuration registers, Command registers and various counters for management purposes. The GT-48002A can work in stand-alone mode, in which there is no requirement for CPU intervention (a system with no CPU) in which case the default values of the control registers are used.

The actual address of an internal register is the sum of the GT-48002A base address and the particular register's offset. The CPU defines the base address by writing to the Internal Registers Base Address register in the PCI Configuration area.

22.1 Register Map

Description	Offset
Internal Control Registers	
Global Control	0x140028
Port Control 0	0x040200
Port Control 1	0x040204
Status	0x14002c
CPU and Sniffer Numbers	0x140030
Interrupt Cause	0x044
Interrupt Mask	0x048
Serial Parameters	0x040220
Receive Buffers Threshold	0x040224
CPU Buffer Base Address	0x140034
CPU Start Of Packet Base Address	0x140038
CPU New Address Base Address	0x14003c
CPU Intervention Base Address	0x140048
Device Table	0x40
Timeout Counter	0x04c
Port 0 Counter Block	0x040000 - 0x040054
Port 1 Counter Block	0x040058 - 0x0400ac
PCI Global Counters	0x140040 -0x140044
SMI Register	0x14004c
PCI Configuration	
Device and Vendor ID	0x000
Status and Command	0x004
Class Code and Revision ID	0x008
Header Type, Latency Timer, Cache Line	0x00c
Internal/DRAM Base Address Register	0x010
Interrupt Pin and Line	0x03c

22.2 Internal Control Registers

Global Control, Offset: 0x140028

Bits	Field Name	Function	Initial Value
0	DisLearnPro	Disable Learning Process. 0 - Learning process is enabled 1 - Learning process is disabled. The GT-48002A will not learn any new addresses from the Ethernet ports	0x0
1	RMONEn	RMON Enable. 0 - RMON disabled 1 - The GT-48002A enters the RMON mode (Station- to-Station connectivity matrix) and asserts the ChipSel* pin when it reads the packet's Byte Count and Source and Destination Addresses from the DRAM	0x0
2	DevTabMod	Device Table Mode. 0 - The GT-48002A updates the appropriate bits in the table upon master abort 1 - The CPU updates the Device Table	0x0
3	-	Reserved.	0x1
4	DRAMArbPri	 DRAM Arbiter Priority. This bit indicates the DRAM arbitration scheme of the four GT-48002A internal units as follows: 0 - 1) Frame Control unit, 2) Switching Core unit, 3) PCI and InterPCI Control units in round robin scheme. 1 - 1) Frame Control unit, 2) Switching Core unit, 3) InterPCI Control unit, 4) PCI Control unit 	0x0
5	DescArbPri	 Descriptor Control Arbiter Priority. This bit indicates the descriptor control arbitration scheme as follows: 0 -Round robin between the PCI side and the 2 Ethernet ports. The 2 ports have equal priority. 1- PCI has higher priority than the 2 ports. The priority is: PCI, Port 0; PCI, Port 1, PCI, Port 0; PCI, Port 1 	0x1
6	ForwUnk	Forward Unknown Packets. It defines whether the GT-48002A will forward Unknown packets to the CPU or not. 0 - Do not forward 1 - Forward	0x0
7	ForwNewAdd	Forward New Address. It defines whether the GT-48002A will forward new address messages to the CPU or not. 0 - Do not forward 1 - Forward	0x0
8	RecEn	Recovery Enable. It defines whether the recovery process is enabled or not. 0 - Disabled 1 - Enabled	0x1

Bits	Field Name	Function	Initial Value
9	SnifTyp	Sniffer Type. This bit indicates the Sniffer type. The Sniffer can be a CPU or a dedicated port in one of the GT-48002A devices which was assigned to be the Sniffer. 0 - CPU type 1 - GT-48002A type	0x1
10	CPUEn	CPU Enable. This bit indicates that there is a CPU in the system. 0 - CPU does not exist 1 - CPU exists	0x0
11	RMONToPCI	 RMON to PCI Enable. Meaningful only when RMONEn bit is set. 0 - The GT-48002A reads the DA/SA of the packet that is forwarded only to the local ports. 1 - The GT-48002A reads the DA/SA of the packet that is forwarded to the local ports and the PCI. 	0x0
19:12	-	Reserved.	0x0
20	BufThrEn	 Buffer Threshold Enable. 0 - There is no limitation on the buffers' allocation (other than physical memory size.) 1 - The buffers allocated to the ports and the PCI are limited to the number which is written in the Rx Buffers Threshold register. This bit is meaningful only when DisBufThr* pin is dis- abled. 	0x1
21	-	Reserved.	0x0
22	ForwMulti	Forward Multicast. 0 - The GT-48002A forwards Multicast packets to all the ports and to the CPU. 1 - Multicast packets forwarded only to the CPU.	0x0
23	ParEn	Partition Enable. When more than 61 collisions occur while transmit- ting, the GT-48002A enters the Partition mode. It waits for the first good packet from the wire, and then goes back to Normal mode. Under Partition mode it continues transmitting, but not receiving. 0 - Normal mode 1- Partition mode	0x0
24	SpanEn	 Spanning Tree Enable. 0 - The BPDU (Bridge Protocol Data Unit) packets are treated as Multicast packets, and therefore are forwarded to all ports. 1 - The GT-48002A forwards BPDU packets only to the CPU. 	0x0
25	EnEASE	EASE sampling enable/disable. 0 - EASE sampling disabled. 1 - EASE sampling enabled.	0x0



Bits	Field Name	Function	Initial Value
26	MIBCtrMode	0 - MIB counters reflect forwarded packets only.1 - MIB counters reflect local and forwarded packets.	0x0
		NOTE: A local packet is a packet which is destined to a station on the same port and is not switched.	
27	EnableDevice	Used to enable or disable the GT-48002A.	0x0
		Used to enable or disable the GT-48001A.	
		This bit along with EnDev* (external hardware pin) as well as EnPort (bit 0 of the Port Control Register) enables or disables the port/device. See Table 1, "Enabling/Disabling Ports of the GT-48002A," on page 15.	
28	RstQueues	Reset Queues. Used to reset the transmit and receive queues via software.	0x0
		0 - The Tx and Rx queues of the GT-48002A are reset according to RstQueue*.1 - Reset the Tx and Rx queues immediately.	
29	CRCGenEn	Used to enable or disable the CRC generation during transmit of CPU generated packets to the GT-48002A.	0x0
		0 - CRC generation is disabled	
		1 - CRC generation is enabled .	
30	MIBCIrMode	 MIB Counter Clear-on-Read mode 0 - MIB counters will be cleared after they have been read. 1 - MIB counters will not cleared after they have been read. 	0x0
31	Reserved	This bit is reserved and must be written to 0.	0x0

Bits	Field Name	Function	Initial Value
0	PortEn	Port Enable. 0 - Port is disabled 1 - Port is enabled	0x1
1	FullDx	Half/Full Duplex. 0 - Port works in half-duplex mode 1 - Port works in full-duplex mode	DAddr[6] for port 0 or DAddr[7] for port 1 (at RESET)
2	MonMode	Monitoring Mode. 0 - Port works in normal mode 1 - Port works in monitoring mode; all Rx and Tx pack- ets are sent to the Sniffer	0x0
5:3	Reserved	Reserved.	0x1
6	FilBroad	Filter Broadcast. 0 - Broadcast packets are forwarded to all ports. 1 - The GT-48002A discards Broadcast packets.	0x0
7	ForwUnk	Forward Unknown. 0 - Unknown packets are forwarded. 1 - The GT-48002A does not forward Unknown pack- ets to this port.	0x0
8	SpanEn	 Spanning Tree Enable. Meaningful only when SpanEn bit in the Global Control register is set. 0 - All packets are accepted. 1 - The GT-48002A discards all incoming/outgoing packets except for BPDU packets. 	0x0
9	VTagEn	Virtual LAN Tagging Packet Extension Enable 0 - Accept packets up to 1518 bytes in length 1 - Accept packets up to 1522 bytes in length	0x0

Port Control (2 Registers), Offset: 0x040200 - 0x040204

Note: Modifying bits [9:1] of any Port Control Register must be preceeded by disabling that port via bit[0], the EnDev* input or bit[27] of the Global Control Register (EnableDevice).



Bits	Field Name	Function	Initial Value
4:0	DevNum	Device Number. Indicates the GT-48002A number chosen by the designer.	DAddr[4:0] at RESET
5	DRAMSize	DRAM Size. Indicates the DRAM size. 0- 2Mbyte 1- 1Mbyte	DAddr[5] at RESET
6	Port0Par	Port0 Partition. This bit indicates the port 0 Partition status. 0 - No Partition (Normal mode) 1 - Partition	0x0
7	Port0LTF	Port0 Link Test Fail. This bit indicates the port 0 Link Test status. 0 - Link Test Pass 1 - Link Test Fail	0x0
8	Port1Par	Port1 Partition. This bit indicates the port 1 Partition status. 0 - No Partition (Normal mode) 1 - Partition	0x0
9	Port1LTF	Port1 Link Test Fail. This bit indicates the port 1 Link Test status. 0 - Link Test Pass 1 - Link Test Fail	0x0

Status, Offset: 0x14002c (Read-Only)

CPU and Sniffer Numbers, Offset: 0x140030

Bits	Field Name	Function	Initial Value
4:0	SnifDevNum	Sniffer Device Number. These bits specify the Sniffer Device Number chosen by the designer. The same value should be pro- grammed to all GT-48002A/GT-48001A devices shar- ing the same PCI bus.	0x0 (bit 4 is MSB)
7:5	SnifPortNum	Sniffer Port Number. These bits specify the Sniffer Port Number chosen by the designer. The same value should be programmed to all GT-48002A/GT-48001A devices sharing the same PCI bus.	0x0 (bit 7 is MSB)
12:8	CPUDevNum	CPU Device Number. These bits specify the Device Number of the CPU as chosen by the designer. This number must not be the same as any other GalNet device is the system. The same value should be programmed to all GT-48002A/ GT-48001A devices sharing the same PCI bus. The corresponding bit for the CPUDevNum value should be set in the Device table (offset 0x40) for all GT- 48002A/GT-48001A devices sharing the same PCI bus.	0x0 (bit 12 is MSB)

Interrupt Cause, Offset: 0x044

Bits	Field Name	Function	Initial Value
0	IntSumm	Interrupt Summary. Logical 'OR' of all the interrupt bits.	0x0
1	NewAdd	New Address. This bit is set by the GT-48002A when a new address is received.	0x0
2	TxEnd	Tx End of Packet. This bit is set by the GT-48002A upon transferring a END_OF_PACKET message to the CPU main mem- ory.	0x0
3	RxStart	Rx Start of Packet. This bit is set by the GT-48002A upon sending a START_OF_PACKET message to the CPU.	0x0
4	AddrRecF	Address Recognition Failed. This bit is set by the GT-48002A when the address recognition cycle fails (due to a large number of MAC addresses).	0x0
5	FlushTxQ	Flush Tx Queue. This bit is set by the GT-48002A when one of the Tx queues is flushed due to the Watchdog Timer.	0x0
6	MastRdPar	Master Read Parity. This bit is set by the GT-48002A upon master read parity error on the PCI.	0x0
7	MastWrPar	Master Write Parity. This bit is set by the GT-48002A upon master write error on the PCI.	0x0
8	AddPar	Address Parity. This bit is set by the GT-48002A upon address parity error on the PCI.	0x0
9	MastAbort	Master Abort. the This bit is set by the GT-48002A upon master abort on PCI.	0x0
10	TarAbort	Target Abort. This bit is set by the GT-48002A upon target abort on the PCI.	0x0
11	LinkChange	Link State Change. This bit is set by the GT-48002A upon a change in the link state (down->up, up->down) for any pin.	0x0
12	Part	Partition. This bit is set by the GT-48002A upon entering Parti- tion state in one of the ports.	0x0
13	BufWrap	Buffer Wrap-Around. This bit is set by the GT-48002A upon transferring 16 packets to the CPU main memory.	0x0



Bits	Field Name	Function	Initial Value
14	Interv	Intervention. This bit is set by the GT-48002A upon transferring a BUFFER_REQUEST message in Intervention mode.	0x0
15	IntervWrap	Intervention Wrap-Around. This bit is set by the GT-48002A upon transferring 256 BUFFER_REQUEST messages in Intervention mode.	0x0

Interrupt Mask, Offset: 0x048

Bits	Field Name	Function	Initial Value
15:0	MaskBits	 Mask to the CPU interrupt line for the appropriate bits in the Interrupt Cause register. The default is to mask all interrupts. 0 - Mask Interrupt 1 - Do not mask Interrupt 	0x0000

Serial Parameters, Offset: 0x040220

Bits	Field Name	Function	Initial Value
11:0	-	Reserved.	0x823
16:12	IPGData	 Inter-Packet Gap (IPG): The IPG varies between 12 bit-times (0x3) and 124 bit-times (0x1F). The step is 40ns@100mbs or 400 ns@10mbs (4 bit-times). The default value is 18 hex, or 0.96us@100mbs (9.6uS@10mbs). Value should be written in hexadecimal format. Note: these bits may be changed only when PortEn bits are set to 0 in all Port Control Registers (Port is disabled). 	0x18 = 24 decimal
21:17	DataBlind	 Data Blinder: The number of nibbles from the beginning of the IFG, in which the GT-48002A will restart the IFG counter when detecting a carrier activity. Following this value, the GT-48002A will enter the Data Blinder zone and will not reset the IFG counter to ensure fair access to the medium. Value should be written in hexadecimal format. The default is 10 hex (64 bit times - 2/3 of the default IFG). The step is 40ns (4 bit-times). Valid range is 3 to 1F hex nibbles. Note: these bits may be changed only when PortEn bits are set to 0 in all Port Control Registers (Port is disabled). 	0x10 = 16 decimal
25:22	Reserved	Reserved	0xB

Rx Buffers Threshold, Offset: 0x040224

Bits	Field Name	Function	Initial Value
3:0	TxWatTim	Tx Watchdog Timer. For 100 Mbps operation, the default value of the timer is 63msec and the range is between 10.5mSec and 168msec, in 10.5 ms steps. For 10 Mbps operation, the default value of the timer is 630msec and the range is between 105ms to 1680ms, in 105 ms steps. Valid values: 1 to F hex. Value should be written in hexadecimal format.	0x6 (63 ms @ 100Mbps; 630 ms @ 10 Mbps)
8:4	-	Reserved.	0x04
12:9	RxBufThr	 Rx Buffer Threshold. These bits determine the threshold of the receive buffers. Meaningful only when the BufThrEn bit in the Global Control register is set. The Rx Buffer Threshold equals to: (RxBufThr x 20 + 20), the step is 20, and the value varies between 20 (0x0) and 320 (0xf). The default is 80 (0x3) for 1MB DRAM and 140 (0x6) for 2MB DRAM. Value should be written in hexadecimal format. 	0x3 (80) @ 1M DRAM 0x6 (140) @ 2M DRAM
15:13	-	Reserved. During writes to this register, bits 15:13 must be written to their default values.	0x1 @ 1M DRAM 0x3 @ 2M DRAM
18:16	PCIBufThr	PCI Buffer Threshold. These bits determine the threshold of the PCI receive buffers. The PCI Buffer Threshold equals to: (PCIBufThr x 50 +100). step is 50, and the value var- ies between100 (0x0) and 320 (0xf). The default is 150 (0x1) for 1MB DRAM and 200 (0x2) for 2MB DRAM. Value should be written in hexadecimal format.	0x1 (150) @ 1M DRAM 0x2 (200) @ 2M DRAM

CPU Buffer Base Address, Offset: 0x140034

Bits	Field Name	Function	Initial Value
31:15	BaseAdd	Contains a pointer to the CPU buffer area	0x0
14:0	Reserve	Reserved. Must be 0x0 when written.	-

Note: When reading the CPU Buffer Base Address Register (0x140034), the address will be read out 1 bit shifted left.

CPU START_OF_PACKET Base Address, Offset: 0x140038

Bits	Field Name	Function	Initial Value
31:8	StBaseAdd	Contains a pointer to the CPU START_OF_PACKET area. The area includes 32 entries (2 32-bit words each) for the GT-48002A's START_OF_PACKET messages.	-
7:0	Reserve	Reserved. Must be 0x0 when written.	-

CPU NEW_ADDRESS Base Address, Offset: 0x14003c

Bits	Field Name	Function	Initial Value
31:8	NABaseAdd	Contains a pointer to the CPU NEW_ADDRESS area. The area includes 32 entries (2 32-bit words each) for the GT-48002A's NEW_ADDRESS messages.	0x0
7:0	Reserve	Reserved. Must be 0x0 when written.	-

CPU Intervention Base Address, Offset: 0x140048

Bits	Field Name	Function	Initial Value
31:11	IntBaseAdd	Contains a pointer to the CPU BUFFER_REQUEST area for unicast packets that are marked for interven- tion. The area includes 256 entries (2 32-bit words each) for the GT-48002A's BUFFER_REQUEST messages.	0x0
10:0	Reserve	Reserved. Must be 0x0 when written.	-

Device Table, Offset: 0x40

Bits	Field Name	Function	Initial Value
31:0	DevTab	GT-48002A Device Table. Each bit represents a GT- 48002A device in the system.	Oxfffffff

Bits	Field Name	Function	Initial Value
7:0	TimeOut0	Specifies in PCI clock units the number of clocks the GT-48002A holds the PCI bus before the generation of Retry termination. Used for the first data transfer.	0x0f (16 clocks)
15:8	TimeOut1	Specifies in PCI clock units the number of clocks the GT-48002A holds the PCI bus before the generation of Retry termination. Used for data transfers following the first data.	0x07 (8 clocks)
23:16	RetryCounter	Specifies the number of retries the GT-48002A attempts to do in the PCI before aborting the transaction. Value of 0x0 disable this counter (unlimited retries).	0xFF (256 times)

Time Out Counter, Offset: 0x4c

22.3 Port MIB Counters (2 Blocks), Offset: 0x040000 - 0x0400ac

The CPU must read all of the MIB counters during initialization in order to reset the counters to '0'. All counters are 32bits. The CPU must access the counters using single datum transactions (burst reads/writes are not allowed.) MIB counters can be cleared by reading, or left intact after a read based on the MIB Clear Mode (bit 30 in the Global Command Register.) During initialization, the CPU must read all of the MIB counters in order to reset the counters to '0'. The counters will only be reset to '0' if MIBCIrMode (bit 30 of the Global Control Register) is set to '0' (default). If MIB-CIrMode bit is '1', reading the MIB counters will have no effect.

Table 35 lists definitions for terms used in the counter descriptions.

Table 35: Definitions	Used in Counter	Descriptions
		Dooonpaiono

Term	Definition
Packet Data Section	All data bytes in the packet following the SFD until the end of the packet
Packet Data Length	The number of data bytes in the packet data section
Data Octet	A single byte from the packet data section
Nibble	4 bits (half byte) of a data octet
Misaligned Packet	A packet with an odd number of nibbles
Received Good Packet	A received packet which is not rejected and enters the switching core to be trans- mitted later
Transmitted Good Packet	Any transmitted packet from the GT-48002A
Collision Event	A collision has been detected until than 576 bit times into the transmitted packet after TxEn.
Late Collision Event	A collision has been detected later than 576 bit times into the transmitted packet after TxEn.
Rx Error Event	The input RX_ERR has been asserted
Dropped Packet	A received packet which is ignored due to lack of available receive buffers (port is in buffer_full state)
Local Packet	A received packet whose destination address is mapped to the receiving port
Rejected Packet	A received packet which is not forwarded due to error such as bad CRC, Rx Error Event, Invalid size (too short or too long).
MIBCtrMode	Bit 26, MIBCtrMode, of the Global Control Register (offset 0x140028)

Term	Definition
VTagEn	Bit 9, VTagEn, of the Port Control Register (offset 0x040200-0x040204)
MAXFRAMESIZE	1518 for VTagEn = 0 (default) or 1522 for VTagEn = 1

Table 36: Port MIB Counters

Address for Port			Initial
0 0x040000	Counter Name Bytes Received	Function MIBCtrMode = 0: This counter is incremented once for every data octet of good packets (unicast + multicast + broadcast) received. MIBCtrMode = 1: This counter is incremented once for every data octet of good packets (unicast + multicast + broadcast packets) and for LOCAL and DROPPED packets.	Value -
0x040004	Bytes Sent	This counter is incremented once for every data octet of a transmitted good packet.	-
0x040008	Frames Received	MIBCtrMode = 0: This counter is incremented once for every good packet (unicast + multicast + broadcast) received. MIBCtrMode = 1: This counter is incremented once for every good packet (unicast + multicast + broadcast packets) and for LOCAL and DROPPED packets received.	-
0x04000c	Frames Sent	This counter is incremented once for every transmitted good packet.	-
0x040010	Total Bytes Received	This counter is incremented once for every data octet of all receved packets. This includes data octets of rejected and local packets which are NOT forwarded to the switching core for transmission. This counter should reflect all the data octets received on the line. NOTE: A nibble is NOT counted as a whole byte.	-
0x040014	Total Frames Received	This counter is incremented once for every receved packets. This includes rejected and local packets which are NOT for- warded to the switching core for transmission. This counter should reflect all packets received on the line.	-
0x040018	Broadcast Frames Received	MIBCtrMode = 0: This counter is incremented once for every good broadcast packet received. MIBCtrMode = 1: This counter is incremented once for every good broadcast packet received and for LOCAL and DROPPED broadcast packets.	-
0x04001c	Multicast Frames Received	MIBCtrMode = 0: This counter is incremented once for every good multicast packet received.MIBCtrMode = 1: This counter is incremented once for every good multicast packet received and for LOCAL and DROPPED broadcast packets.This counter does not include Broadcast packets.	-

Address			
for Port 0	Counter Name	Function	Initial Value
0x040020	CRC Error	 This counter is incremented once for every received packet which meets all the following conditions (i.e. logical AND of the following conditions): 1. Packet data length is between 64 and MAXFRAMESIZE bytes inclusive (i.e. valid packet data length per IEEE std). 2. Packet has invalid CRC (non-A also counted packets with odd number of nibbles). 3. Collision Event has not been detected. 4. Late Collision Event has not been detected. 5. Rx Error Event has not been detected. 	-
0x040024	Oversize Frames	 This counter is incremented once for every received packet which meets all the following conditions (i.e. logical AND of the following conditions): 1. Packet data length is greater than and MAXFRAMESIZE. 2. Packet has valid CRC. 3. Rx Error Event has not been detected. 	-
0x040028	Fragments	 This counter is incremented once for every received packet which meets all the following conditions (i.e. logical AND of the following conditions): 1. Packet data length is less than 64 bytes -OR- packet without SFD and is less than 64 bytes in length. 2. Collision Event has not been detected. 3. Late Collision Event has not been detected. 4. Rx Error Event has not been detected. 	-
0x04002c	Jabber	 This counter is incremented once for every received packet which meets all the following conditions (i.e. logical AND of the following conditions): 1. Packet data length is greater than MAXFRAMESIZE. 2. Packet has invalid CRC. 3. Rx Error Event has not been detected. 	-
0x040030	Collision	 This counter is incremented once for every received packet which meets both of the following conditions (i.e. logical AND of the following conditions): 1. Collision Event has been detected. 2. Rx Error Event has not been detected. 	-
0x040034	Late Collision	 This counter is incremented once for every received packet which meets both of the following conditions (i.e. logical AND of the following conditions): 1. Late Collision Event has been detected. 2. Rx Error Event has not been detected. 	-
0x040038	Frames 64 Bytes	This counter is incremented once for every received and transmitted packet with size of 64 bytes. This counter includes rejected received and transmitted packets.	-
0x04003c	Frames 65-127 Bytes	This counter is incremented once for every received and transmitted packet with size of 65 to 127 bytes. This counter includes rejected received and transmitted packets.	-



Table 36: Port MIB Counters

Address for Port 0	Counter Name	Function	Initial Value
0x040040	Frames 128-255 Bytes	This counter is incremented once for every received and transmitted packet with Isize of 128 to 255 bytes. This counter includes rejected received and transmitted packets.	-
0x040044	Frames 256-511 Bytes	This counter is incremented once for every received and transmitted packet with Isize of 256-511 bytes. This counter includes rejected received and transmitted packets.	-
0x040048	Frames 512-1023 Bytes	This counter is incremented once for every received and transmitted packet with Isize of 512-1023 bytes. This counter includes rejected received and transmitted packets	-
0x04004c	Frames 1024- 1522 Bytes	This counter is incremented once for every received and transmitted packet with Isize of 1024 to MAXFRAMESIZE bytes. This counter includes rejected received and transmitted packets.	-
0x040050	MAC Rx Error	This counter is incremented once for every received and transmitted packet where the Rx Error Event has been detected. This counters that will not be incremented when this counter increments include: CRC Error, Oversize Frames, Fragments, Jabber, Collision and Late Collision.	-
0x040054	Dropped Frames	This counter is incremented once for every received dropped packet.	-

22.4 PCI Global Counters, Offset: 0x140040 - 0x140044

The CPU must read all counters during initialization in order to reset the counters to '0'. All counters are 32-bits.

Table 37: PCI MIB Counters

Address	Counter Name	Function	Initial Value
0x140040	PCIFraRec	Good Frames Received from the PCI	-
0x140044	PCIFraSent	Good Frames Sent to the PCI	-

22.5 SMI Register, Offset: 0x14004c

Bits	Field Name	Function	Initial Value
15:0	Data	 For SMI READ operation: Two PCI transactions are required: (1) PCI write to the SMI register with OpCode = 1, PhyAd, RegAd with the Data being any value. (2) PCI read from the SMI register. When reading back the SMI register, the Data is the addressed Phy register contents if the ReadValid bit (#27) is 1. The Data remains undefined as long as ReadValid is 0. No PCI write to the SMI register should take place until the ReadValid is returned with the value of '1'. For SMI WRITE operation: One PCI transaction is required: PCI write to the SMI register with OpCode = 0, PhyAd, RegAd with the Data to be written to the addressed Phy register. No PCI write to the SMI register should take place until a minimum of 320 MDC clock cycles have passed. 	N/A
20:16	PhyAd	PHY device address	0x0
25:21	RegAd	PHY device register address	0x0
26	OpCode	0 - Write 1 - Read	0x1
27	ReadValid	1 - Indicates that the Read operation has been com- pleted for the addressed RegAd register, and the data is valid on the Data field. Once set, this bit is cleared following the PCI read operation.	0x0
31:28	N/A	This bits should be driven 0x0 during any write to the SMI register.	0x0

22.6 PCI Configuration Registers

The GT- 48001 contains the required PCI configuration registers. These registers are accessed from the PCI.

Device and Vendor ID, PCI Offset: 0x000 (Read Only)

Bits	Field Name	Function	Initial Value
15:0	VenId	Vendor ID. Provides the manufacturer of the PCI device. For the GT-48002A this is Galileo's PCI ven- dor ID (0x11ab.)	0x11ab
31:16	Devld	Provides the unique GT- 48002A device ID number	0x4802



Status and Command, PCI Offset: 0x004

Bits	Field Name	Function	Initial Value		
1	MemEn	Memory Enable. Controls the GT-48002A's response to memory accesses. 0 - Disable, the GT-48002A will ignore all memory accesses on the PCI bus. 1 - Enable, the GT-48002A will respond to memory accesses on the PCI bus.	0x1		
2	MasEn	Master Enable. Controls the GT-48002A's ability to act as a master on the PCI bus. 0 - Disable 1 - Enable	0x1		
4	MemWrInv	Memory Write and Invalidate. Controls the GT-48002A's ability to generate Memory Write and Invalidate commands on the PCI bus. 0 - Disable 1 - Enable	0x0		
5	Reserved	Reserved. Read only.	0x0		
6	ParEn	Parity Enable. Controls the GT-48002A's ability to respond to parity errors on the PCI. 0 - Disable 1 - Enable	0x0		
8	SysErrEn	System Error Enable. Controls the GT-48002A's ability to assert the SErr* pin. 0 - Disable 1 - Enable	0x0		
22:9	Reserve	Reserved. Read only.	0x0		
23	TarFastBB	Target Fast Back-to-Back. This indicates that the GT-48002A is capable of accepting Fast Back-to-Back transactions on the PCI bus. Read-only bit.	0x1		
24	DataParDet	Data Parity Detected. This bit is set by the GT-48002A when it detects a Data Parity Error during a master operation. This bit is cleared by writing '1' to it.	0x0		
26:25	DevSelTim	Device Select Timing. 0x1 These bits indicate the GT-48002A's DevSel* timing. 0x1 The GT-48002A's DevSel* timing is always set at medium (01), as defined in the PCI specification. 0x1 Read only. 0x1			
28	TarAbort	Target Abort. This bit is set upon Target Abort. This bit is cleared by writing '1' to it.	0x0		

Bits	Field Name	Function	Initial Value
29	MastAbort	Master Abort. This pin is set upon Master Abort. This bit is cleared by writing '1' to it.	0x0
30	SysError	System Error. This pin is set upon System Error. This bit is cleared by writing '1' to it.	0x0
31	DetParErr	Detected Parity Error. This pin is set upon detection of Parity Error (in both master and slave operations). This bit is cleared by writing '1' to it.	0x0

Class Code and Revision ID, Offset: 0x008 (Read-Only)

Bits	Field Name	Function	Initial Value
7:0	RevID	Revision ID. Indicates the GT-48002A revision number.	0x10
23:16	SubClass	SubClass. Indicates the GT-48002A Subclass (0x0 - Ethernet).	0x0
31:24	BaseClass	Base Class. Indicates the GT-48002A Base Class (0x2 - Network Device).	0x2

Header Type, Latency Timer, Cache Line, Offset: 0x00C

Bits	Field Name	Function	Initial Value
7:0	CacheLine	Cache Line. Specifies the GT-48002A's cache line size (size=8). Read only.	0x7
15:8	LatTimer	Latency Timer. Specifies in units of PCI bus clocks the value of the latency timer of the GT-48002A. Default is 256 cycles (0xff).	Oxff
23:16	HeadType	Header Type. Specifies the layout of bytes 10 hex through 3f hex.	0x0

For more information on these fields, please refer to the PCI specification.



Internal Register/DRAM Base Address Register, Offset: 0x010

Bits	Field Name	Function	Initial Value
21:0	-	These bits are cleared.	0x0
21	DramAccess	0 - Access internal registers 1 - Access DRAM array	0x0
26:22	DevNum	Device Number. These bits specify the GalNet Device Number.	DAddr[4:0] at RESET
31:27	BaseAdd	Galnet Protocol Region (GPR) Base Address. These bits set the base address for the GalNet Proto- col Region. All GalNet devices in a system must have the same GPR base address (see text.)	0x1

Note: This register has special behavior in a plug and play environment (see Section 11.4 on page 47). The device number can be changed in this register after RESET (see Section 7.3 on page 28).

Interrupt Pin and Line, Offset: 0x03c

Bits	Field Name	Function	Initial Value
7:0	IntLine	Interrupt Line. Provides interrupt line routing information.	0x0
15:8	IntPin	Interrupt Pin. Indicates which interrupt pin the GT-48002A uses. The GT-48002A uses INTA in the PCI slot.	0x1

23. Pinout for 208 pin PQFP (sorted by number)


Pin #	Signal Name	Pin #	Signal Name	Pin #	Signal Name
1	VSS	36	DData[5]	71	RxD0[2]
2	VDD	37	DData[4]	72	RxD0[1]
3	AD[4]	38	DData[3]	73	RxD0[0]
4	AD[3]	39	DData[2]	74	RxEr[0]
5	AD[2]	40	DData[1]	75	VDD
6	AD[1]	41	DData[0]	76	RxClk[0]
7	AD[0]	42	VDD	77	VSS
8	DData[31]	43	VSS	78	RxDV[0]
9	DData[30]	44	CAS*	79	CrS[0]
10	DData[29]	45	WE*	80	Col[0]
11	DData[28]	46	RAS[1]*	81	TxEn[1]
12	DData[27]	47	RAS[0]*	82	VDD
13	DData[26]	48	ChipSel*	83	TxClk[1]
14	DData[25]	49	DAddr[8]	84	VSS
15	DData[24]	50	DAddr[7]	85	TxD1[3]
16	DData[23]	51	DAddr[6]	86	TxD1[2]
17	DData[22]	52	DAddr[5]	87	TxD1[1]
18	DData[21]	53	DAddr[4]	88	TxD1[0]
19	DData[20]	54	DAddr[3]	89	VSS
20	DData[19]	55	DAddr[2]	90	VDD
21	DData[18]	56	DAddr[1]	91	VDD
22	DData[17]	57	DAddr[0]	92	VSS
23	DData[16]	58	VDD	93	RxD1[3]
24	VDD	59	VSS	94	RxD1[2]
25	VSS	60	TxEn[0]	95	RxD1[1]
26	DData[15]	61	VDD	96	RxD1[0]
27	DData[14]	62	TxClk[0]	97	RxEr[1]
28	DData[13]	63	VSS	98	VSS
29	DData[12]	64	TxD0[3]	99	VDD
30	DData[11]	65	TxD0[2]	100	RxClk[1]
31	DData[10]	66	TxD0[1]	101	VSS
32	DData[9]	67	TxD0[0]	102	RxDV[1]
33	DData[8]	68	VSS	103	CrS[1]
34	DData[7]	69	VDD	104	Col[1]
35	DData[6]	70	RxD0[3]	105	VDD



Pin #	Signal Name	Pin #	Signal Name	Pin #	Signal Name
106	VSS	141	Limit4	176	AD[17]
107	MDC	142	EnAutoNeg*	177	AD[16]
108	MDIO	143	VSS	178	CBE[2]*
109	No Connect	144	Int*	179	Frame*
110	MAC1LED[5]	145	Rst*	180	VSS
111	MAC1LED[4]	146	VDD	181	VDD
112	MAC1LED[3]	147	Clk	182	IRdy*
113	MAC1LED[2]	148	VSS	183	TRdy*
114	MAC1LED[1]	149	Gnt*	184	DevSel*
115	MAC1LED[0]	150	Req*	185	Stop*
116	ForceLinkPass*	151	VSS	186	PErr*
117	MAC0LED[5]	152	VDD	187	VSS
118	MAC0LED[4]	153	AD[31]	188	VDD
119	MAC0LED[3]	154	AD[30]	189	SErr*
120	MAC0LED[2]	155	AD[29]	190	Par
121	MAC0LED[1]	156	AD[28]	191	CBE[1]*
122	MAC0LED[0]	157	VSS	192	AD[15]
123	VDD	158	VDD	193	AD[14]
124	VSS	159	AD[27]	194	VSS
125	EnDev*	160	AD[26]	195	VDD
126	RstQueue*	161	AD[25]	196	VSS
127	VSS	162	AD[24]	197	AD[13]
128	VSS	163	CBE[3]*	198	AD[12]
129	VSS	164	ldSel	199	AD[11]
130	DisWD*	165	VSS	200	AD[10]
131	EnELScrubing*	166	VDD	201	AD[9]
132	SkipInit*	167	AD[23]	202	VSS
133	Scan*	168	AD[22]	203	VDD
134	TriState*	169	AD[21]	204	AD[8]
135	ConfigMode	170	VSS	205	CBE[0]*
136	LEDCIk	171	VDD	206	AD[7]
137	LEDData	172	AD[20]	207	AD[6]
138	LEDStb	173	AD[19]	208	AD[5]
139	LEDMode	174	VSS		
140	DisBufThr*	175	AD[18]		



23.1 Package/Pin Drawing





24. DC Characteristics - PRELIMINARY/SUBJECT TO CHANGE

24.1 Absolute Maximum Ratings

Symbol	Parameter	Min.	Max.	Unit
Vdd	Supply Voltage	-0.3	6.5	V
Vi	Input Voltage	-0.3	Vdd+0.3	V
Vo	Output Voltage	-0.3	Vdd+0.3	V
lo	Output Current		24	mA
lik	Input Protect Diode Current		+-20	mA
lok	Output Protect Diode Current		+-20	mA
Tc	Operating Case Temperature	0	70	С
Tstg	Storage Temperature	-40	125	С
ESD			2000	V

24.2 Recommended Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vdd	Supply Voltage	4.75		5.25	V
Vi	Input Voltage	0		Vdd	V
Vo	Output Voltage	0		Vdd	V
Tc	Case Operating Temperature	0		70	С
Cin	Input Capacitance		7.2		pF
Cout	Output Capacitance		7.2		pF

24.3 DC Electrical Characteristics Over Operating Range

(Tc=0-70 C; Vdd=+5V, +/-5%)

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Vih	Input HIGH level	Guaranteed Logic HIGH level	2.0		Vdd + 0.5V	V
Vil	Input LOW level	Guaranteed Logic LOW level	-0.5		0.8	V
Voh	Output HIGH Voltage	IoH = 2 mA IoH = 4 mA IoH = 8 mA IoH = 12 mA IoH = 16 mA IoH = 24 mA	2.4			V
Vol	Output LOW Voltage	IoL = 2 mA IoL = 4 mA IoL = 8 mA IoL = 12 mA IoL = 16 mA IoL = 24 mA			0.4	V



Symbol	Parameter	Test Condition	Min.	Typ.	Max.	Unit
lih	Input HIGH Current				+-1	uA
lil	Input LOW Current				+-1	uA
lozh	High Impedance Output Current				+-1	uA
lozl	High Impedance Output Current				+-1	uA
Vh	Input Hysteresis	Vdd = 4.5V Vdd = 5.0V Vdd = 5.5V	0.52 0.54 0.56		0.60 0.61 0.62	mV
lcc	Operating Current	Vdd = 5.25V f=33MHz			400	mA

NOTE: Pullup/Pulldown resistors are 45KOhm minimum, 65KOhm typical, 80KOhm maximum.

24.4 Thermal Data

Table 38 shows the package thermal data for the GT-48002A. Galileo recommends the use of heatsink for most systems, especially those with little or no airflow. Please check with Galileo if you are in doubt as to thermal considerations for your system.

Parameter	Definition	Value			
θja Thermal resistance: junction to ambient,0 ft/s airflow		22.5 C/W			
θјс	Thermal resistance: junction to case, 0 ft/s airflow	5 C/W			
Tj	Tj Operating Junction temperature				
Tj	Maximum Junction temperature ¹	125C			

Table 38: 208 PQFP Thermal Data

1. Operating the device for extended periods of time at the maximum junction temperature may cause permanent damage to this device, resulting in functional or reliability type failures.

AC Timing - PRELIMINARY/SUBJECT TO CHANGE 25.

(Tc= 0-70°C; VDD= +5V, +/- 5%)

Symbol	Signals	Description	Min	Max	Unit
	Clk	System Clock	33		MHz
	Clk	Rise/Fall Time (PCI Specification Rev. 2.1)	1	4	V/ns
	Rst*, Frame*, IRdy*, TRdy*, DevSel*, Stop*, PErr*, Par, Int* AD[31:0], CBE[3:0]*, Gnt*, IdSel, Req*, SErr*	See PCI Specification Rev. 2.1.			
t3	DAddr[8:0], DData[31:0], CAS*, RAS*, WE*, ChipSel*	Delay from Clock Rising or Falling Edge	2	17	ns
t4	DData[31:0], Rst- Queue*, EnDev*	Setup	10		ns
t5	DData[31:0], Rst- Queue*, EnDev*	Hold	1		ns
t6	DData[31:0]	Float Delay	2	18	ns
t7	DData[31:0]	Drive Delay	2	12	ns

Notes:

1. All Delays, Setup, and Hold times are referred to Clk rising edge, unless stated otherwise.

- 2. All outputs are specified for 50pF load.
- 3. "All Inputs" and "All Outputs" also refer to I/O signal behavior.





Figure 20: Output Delay from Rising Edge









Figure 23: Output Float and Drive Delay





26. Functional Waveforms






Figure 25: EDO DRAM Write





26.1 PCI Read/Write Cycle

The GT-48002A uses standard PCI read and write cycles. The longest burst that is executed by at GT-48002A device is eight words.







27. Packaging




Table 39: 208 PQFP Package Dimensions

	MILLIMETERS				
SYMBOL	MIN.	NOM.	MAX.		
A ₁	0.05	0.25	0.50		
A ₂	3.17	3.32	3.47		
b	0.10	0.20	0.30		
С	0.10	0.15	0.20		
D	27.90	28.00	28.10		
E	27.90	28.00	28.10		
е		0.50			
Hd	30.35	30.60	30.85		
He	30.35	30.60	30.85		
L	0.45	0.60	0.75		
L ₁		1.30			
Y			0.08		
Q	0		7		

Document Type	Rev. Number	Date	Comments
PRELIMINARY REV.	1.0	2/12/97	First revision of PRELIMINARY REVISION for gen- eral distribution.
PRELIMINARY REV.	1.1	7/17/97	Added/Revised Sections: Enabling/Disabling Device, Interrupts, Span- ning Tree, MIB Counter descriptions, Theta Ja and Theta Jc values, PCI Bandwidth, CPU to GalNet NEW_ADDRESS message, Auto- Negotiation, MII Timing
PRELIMINARY REV.	1.2	8/19/97	Revised Sections: RxBuffer Threshold Enable LED, Forwarding Packets direct to the CPU

Table 40: Document History