

PRELIMINARY


DESCRIPTION:

The DPS512S8AA3 "DENSE-STACK" module is a revolutionary new high speed memory subsystem using Dense-Pac Microsystems' ceramic Stackable Leadless Chip Carriers (SLCC) along with memory interface logic and capacitors mounted on a co-fired ceramic substrate. The module packs 4-Megabits of low-power CMOS static RAM in an area of just over one half square inch (0.540 in²), while maintaining a height of only 0.570 inches.

The DPS512S8AA3 contains four individual 128K x 8 SRAMs, packaged in their own hermetically sealed SLCCs plus an address decoder and data transceiver making the module suitable for commercial, industrial and military applications, with a minimum of external support logic.

The module is organized as 512K x 8 and features extremely low standby power making it suitable for battery backup.


By using SLCCs, the "Dense-Stack" family of modules offers a higher board density of memory than available with conventional through-hole, surface mount or hybrid techniques.



FEATURES:

- Organization Available: 512K x 8
- Access Times: 55*, 70, 85ns
- Fully Static Operation - No clock or refresh required
- Single +5V Power Supply, ±10% Tolerance
- TTL Compatible
- Common Data Inputs and Outputs
- Low Power Dissipation:
200mW (typ.) Standby
475mW (typ.) Operating
- 2 Volt Data Retention: 2.0µA (typ.)
- 50-Pin PGA Package

* Commercial only.



PIN-OUT DIAGRAM					PIN NAMES		
					(TOP VIEW)		
					A B C D E		
1	A	B	C	D	E	A0 - A18	Address Inputs
2	A17	MCE	CE3**	CE2**	CE1**	I/O0A - I/O7A, I/O0B - I/O7B	Data Input/Output
3	VSS	VSS	BUFEN	N.C.**	VDD	MCE	Master Chip Enable
4	A18	A16	WE	N.C.**	A15	CE0 - CE3	Low Chip Enables
5	A14	A12	A7	AB	A13	BUFEN	Buffer Enable
6	A6	A5	OE	A11	A9	WE	Write Enable
7	A4	A3	A2	CE0**	A10	OE	Output Enable
8	A1	A0	I/O5A	I/O4A	I/O3A	VDD	Power (+5V)
9	I/O2A	I/O1A	I/O8A	I/O7A	I/O6A	VSS	Ground
10	VSS	I/O1B*	I/O3B*	I/O5B*	VDD		
	I/O0B*	I/O2B*	I/O4B*	I/O6B*	I/O7B*		

* Data I/O lines I/O0B - I/O7B are not buffered.
** Leave these output pins unconnected or use them to drive other modules.

PRELIMINARY

Symbol	Characteristic	Min.	Typ.	Max.	Unit
V _{DD}	Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input HIGH Voltage	2.2		V _{DD} +0.3	V
V _{IL}	Input LOW Voltage	-0.5 ²		0.8	V
T _A	Operating Temp.	-55	+25	+125	°C

Symbol	Parameter	Value	Unit
T _{STC}	Storage Temperature	-65 to +150	°C
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
V _{DD}	Supply Voltage ¹	-0.5 to +7.0	V
V _{I/O}	Input/Output Voltage ¹	-0.5 to V _{DD} +0.5	V

Symbol	Parameter	Max.	Unit	Condition
C _{ADR}	Address Input	40	pF	V _{IN} ² = 0V
C _{MCE}	Master Chip Enable	25		
C _{BUF}	Buffer Enable	20		
C _{WE}	Write Enable	40		
C _{OE}	Output Enable	50		
C _{I/O}	Data Input/Output	20		

Symbol	Parameter	Conditions	Min.	Max.	Unit
V _{OH}	HIGH Voltage	I _{OH} = -12mA	2.4	-	V
V _{OL}	LOW Voltage	I _{OL} = 48mA	-	0.4	V

Standard Operating Modes	MCE	BUFEN	WE	OE	A-BUS	B-BUS	Supply Current
Not Selected	H	H	X	X	HIGH-Z	HIGH-Z	Standby
Read A to B	L	L	H	L	DOUT	DOUT	Active
Write A, A to B	L	L	L	H	DIN	A-DATA	Active
Output Disable	L	H	H	H	HIGH-Z	HIGH-Z	Active
Other Operating Modes							
B to A	H	L	X	L	Output	Input	Active
A to B	H	L	X	H	Input	Output	Active
Read B	L	H	H	L	HIGH-Z	DOUT	Active
Write B	L	H	L	X	HIGH-Z	DIN	Active
A to B	L	L	H	H	Input	Output	Active
Write B, B to A	L	L	L	L	B-DATA	DIN	Active

H = HIGH, L = LOW & X = Don't Care.

Symbol	Characteristics	Test Conditions	TYP. (t)	C		I		M		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
I _{IN}	Input Leakage Current	V _{IN} = 0V to V _{DD}	-	-8	+8	-8	+8	-8	+8	µA
I _{OUT}	Output Leakage Current	V _{I/O} = 0V to V _{DD} , MCE or OE = V _{IH} , or WE = V _{IL}	-	-15	+15	-15	+15	-15	+15	µA
I _{CC1}	Active Supply Current	MCE = V _{IL} , V _{IN} = V _{IH} or V _{IL} , I _{OUT} = 0mA	60		100		125		125	mA
I _{CC2}	Operating Supply Current	Cycle = min., Duty = 100% I _{OUT} = 0mA	90		140		165		165	mA
I _{SB1}	Full Standby Supply Current (CMOS)	V _{IN} ≥ V _{DD} -0.2V or V _{IN} ≤ V _{SS} +0.2V, MCE ≥ V _{DD} -0.2V	0.05		4		8		12	mA
I _{SB2}	Standby Current (TTL)	MCE = V _{IH}	25		40		60		60	mA
I _{DR3}	Data Retention Supply Current (3V)	V _{DR} = 3V, MCE ≥ V _{DR} -0.2V	40		480		800		2800	µA
I _{DR2}	Data Retention Supply Current (2V)	V _{DR} = 2V, MCE ≥ V _{DR} -0.2V	20		400		680		2000	µA
V _{OL}	Output Low Voltage	I _{OUT} = 48mA	-		0.4		0.4		0.4	V
V _{OH}	Output High Voltage	I _{OUT} = -12mA	-		2.4		2.4		2.4	V

† Typical measurements made at +25°C, Cycle = min., V_{DD} = 5.0V.


PRELIMINARY

AC TEST CONDITIONS	
Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Times	5ns*
Input and Output Timing Reference Levels	1.5V

* Transition between 0.8 and 2.2V.

OUTPUT LOAD		
Load	C _L	Parameters Measured
1	30 pF	except t _{BLZ} and t _{BHZ}
2	5 pF	t _{BLZ} and t _{BHZ}

Figure 1. Output Load
** Including Probe and jig Capacitance.



AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges									
No.	Symbol	Parameter	-55†		-70		-85		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
1	t _{RC}	Read Cycle Time	55		70		85		ns
2	t _{AA}	Address Access Time		55		70		85	ns
3	t _{CO}	Chip Enable to Output Valid		55		70		85	ns
4	t _{BV}	BUFEN to Output Valid		15		15		15	ns
5	t _{OE}	Output Enable to Output Valid		30		40		45	ns
6	t _{OSB}	Output Enable Setup Time to BUFEN		10		10		10	ns
7	t _{OH}	Output Hold from Address Change	10		10		10		ns
8	t _{BLZ} ***	BUFEN to Output in LOW-Z ^{4,5}	1.5	-	1.5	-	1.5	-	ns
9	t _{BHZ} ***	BUFEN to Output in HIGH-Z ^{4,5}	1.5	15	1.5	15	1.5	15	ns




AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE ⁶ : Over operating ranges									
No.	Symbol	Parameter	-55†		-70		-85		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
10	t _{WC}	Write Cycle Time	55		70		85		ns
11	t _{AW}	Address Valid to End of Write	45		60		75		ns
12	t _{CW}	MCE to End of Write	45		60		75		ns
13	t _{BW}	BUFEN to End of Write	35		45		45		ns
14	t _{OSB}	Output Enable Setup Time to BUFEN	10		10		10		ns
15	t _{AS} ***	Address Set-up Time	0		0		0		ns
16	t _{WP}	Write Pulse Width	40		55		65		ns
17	t _{WR}	Write Recovery Time	5		10		10		ns
18	t _{DW}	Data to Write Time Overlap	25		35		35		ns
19	t _{DH}	Data Hold from Write Time	0		0		0		ns

† Commercial grade only.



*** Valid for both Read and Write Cycles.

PRELIMINARY

Data Retention AC Characteristics						
Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V _{DR}	V _{DD} for Data Retention	MCE ≥ V _{DD} - 0.2V	2.0	-	-	V
t _{CDR}	Chip Disable to Data Retention Time	See Data Retention Waveform	0	-	-	ns
t _R	Operation Recovery Time	See Data Retention Waveform	5	-	-	ms




PRELIMINARY



PRELIMINARY


ORDERING INFORMATION



NOTES:

1. All voltages are with respect to V_{SS} .
2. -2.0V min. for pulse width less than 20ns (V_{IL} min. = -0.5V at DC level).
3. Stresses greater than those under **ABSOLUTE MAXIMUM RATINGS** may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
4. This parameter is guaranteed and not 100% tested.
5. Transition is measured at the point of $\pm 500mV$ from steady state voltage.
6. When \overline{OE} , \overline{MCE} , and \overline{BUFEN} are LOW and \overline{WE} is HIGH, I/O pins are in the output state, and input signals of opposite phase to the outputs must not be applied.

MECHANICAL DRAWING



Dense-Pac Microsystems, Inc.

7321 Lincoln Way • Garden Grove, California 92641-1428
 (714) 898-0007 • (800) 642-4477 (Outside CA) • FAX: (714) 897-1772