


- Organization . . . 262144 by 8-Bits
- Pin Compatible With Existing 2-Megabit EPROMs
- $V_{CC}$  Tolerance  $\pm 10\%$
- All Inputs/Outputs TTL Compatible
- Maximum Access/Minimum Cycle Time
 

'28F020-10	100 ns
'28F020-12	120 ns
'28F020-15	150 ns
'28F020-17	170 ns
- Industry-Standard Programming Algorithm
- 100000 and 10000 Program/Erase-Cycle Versions Available
- Latchup Immunity of 250 mA on All Input and Output Lines
- Low Power Dissipation ( $V_{CC} = 5.5 V$ )
  - Active Write . . . 55 mW
  - Active Read . . . 165 mW
  - Electrical Erase . . . 82.5 mW
  - Standby . . . 0.55 mW (CMOS-Input Levels)
- Automotive Temperature Range
  - $40^{\circ}C$  to  $125^{\circ}C$



PIN NOMENCLATURE	
A0–A17	Address Inputs
DQ0–DQ7	Inputs (programming)/Outputs
$\overline{CE}$	Chip Enable
$\overline{OE}$	Output Enable
$V_{CC}$	5-V Power Supply
$V_{PP}$	12-V Power Supply
$V_{SS}$	Ground
W	Write Enable

### description

The TMS28F020 flash memory is a 262144 by 8-bit (2097152-bit), programmable read-only memory that can be electrically bulk-erased and reprogrammed. It is available in 100000 and 10000 program/erase-endurance-cycle versions.

The TMS28F020 is offered in a 32-lead plastic leaded chip-carrier package using 1,25-mm (50-mil) lead spacing (FM suffix) and a 32-lead thin small-outline package (DD suffix).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1998, Texas Instruments Incorporated

POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443


**TMS28F020**  
**262144 BY 8-BIT**  
**FLASH MEMORY**

SMJS020C – OCTOBER 1994 – REVISED JANUARY 1998

**DD PACKAGE**  
**(TOP VIEW)**




**device symbol nomenclature**



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for the FM package.



**TMS28F020**  
**262144 BY 8-BIT**  
**FLASH MEMORY**

SMJS020C – OCTOBER 1994 – REVISED JANUARY 1998

**functional block diagram**



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

## operation

The operation of the TMS28F020 is fully summarized in Table 1 with required signal levels shown for each operation. The sections following the table describe operations in detail.

Table 1. Operation Modes

MODE		FUNCTION†						
		V <sub>PP</sub> ‡ (1)	$\bar{E}$ (22)	$\bar{G}$ (24)	A0 (12)	A9 (26)	$\bar{W}$ (31)	DQ0–DQ7 (13–15, 17–21)
Read	Read	V <sub>PP</sub> L	V <sub>IL</sub>	V <sub>IL</sub>	X	X	V <sub>IH</sub>	Data Out
	Output Disable	V <sub>PP</sub> L	V <sub>IL</sub>	V <sub>IH</sub>	X	X	V <sub>IH</sub>	Hi-Z
	Standby and Write Inhibit	V <sub>PP</sub> L	V <sub>IH</sub>	X	X	X	X	Hi-Z
	Algorithm-Selection Mode	V <sub>PP</sub> L	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>ID</sub>	V <sub>IH</sub>	Mfr-Equivalent Code 89h
V <sub>IH</sub>					Device-Equivalent Code BDh			
Read/ Write	Read	V <sub>PP</sub> H	V <sub>IL</sub>	V <sub>IL</sub>	X	X	V <sub>IH</sub>	Data Out
	Output Disable	V <sub>PP</sub> H	V <sub>IL</sub>	V <sub>IH</sub>	X	X	V <sub>IH</sub>	Hi-Z
	Standby and Write Inhibit	V <sub>PP</sub> H	V <sub>IH</sub>	X	X	X	X	Hi-Z
	Write	V <sub>PP</sub> H	V <sub>IL</sub>	V <sub>IH</sub>	X	X	V <sub>IL</sub>	Data In

† X can be V<sub>IL</sub> or V<sub>IH</sub>.

‡ V<sub>PP</sub>L ≤ V<sub>CC</sub> + 2 V; V<sub>PP</sub>H is the programming voltage specified for the device. For more details, refer to the recommended operating conditions.

### read/output disable

When the outputs of two or more TMS28F020s are connected in parallel on the same bus, the output of any particular device in the circuit can be read with no interference from the competing outputs of other devices. To read the output of the TMS28F020, a low-level signal is applied to  $\bar{E}$  and  $\bar{G}$ . All other devices in the circuit should have their outputs disabled by applying a high-level signal to one of these terminals.

### standby and write inhibit

Active I<sub>CC</sub> current can be reduced from 30 mA to 1 mA by applying a high TTL level on  $\bar{E}$  or to 100 μA with a high CMOS level on  $\bar{E}$ . In this mode, all outputs are in the high-impedance state. The TMS28F020 draws active current when it is deselected during programming, erasure, or program/erase verification. It continues to draw active current until the operation is terminated.

### algorithm-selection mode

The algorithm-selection mode provides access to a binary code identifying the correct programming and erase algorithms. This mode is activated when A9 is forced to V<sub>ID</sub>. Two identifier bytes are accessed by toggling A0. All other addresses must be held low. A0 low selects the manufacturer-equivalent code 89h, and A0 high selects the device-equivalent code BDh, as shown in the algorithm-selection mode table below:

IDENTIFIER§	TERMINALS									
	A0	DQ7	DQ6	DQ5	DQ4	DQ3	DQ2	DQ1	DQ0	HEX
Manufacturer-Equivalent Code	V <sub>IL</sub>	1	0	0	0	1	0	0	1	89
Device-Equivalent Code	V <sub>IH</sub>	1	0	1	1	1	1	0	1	BD

§  $\bar{E} = \bar{G} = V_{IL}$ , A1–A8 = V<sub>IL</sub>, A9 = V<sub>ID</sub>, A10–A17 = V<sub>IL</sub>, V<sub>PP</sub> = V<sub>PP</sub>L.

### programming and erasure

In the erased state, all bits are at a logic 1. Before erasing the device, all memory bits must be programmed to a logic 0. Afterward, the entire chip is erased. At this point, the bits, now logic 1s, can be programmed accordingly (refer to the Fastwrite and Fasterase algorithms for further detail).



**TMS28F020**  
**262144 BY 8-BIT**  
**FLASH MEMORY**

SMJS020C – OCTOBER 1994 – REVISED JANUARY 1998

**command register**

The command register controls the program and erase functions of the TMS28F020. The algorithm-selection mode can be activated using the command register in addition to the method described in the algorithm-selection mode section. When  $V_{PP}$  is high, the contents of the command register and the function being performed can be changed. The command register is written to when  $\bar{E}$  is low and  $\bar{W}$  is pulsed low. The address is latched on the leading edge of the pulse and the data is latched on the trailing edge. Accidental programming or erasure is minimized because two commands must be executed to invoke either operation. The command register is inhibited when  $V_{CC}$  is below the erase/write lockout voltage,  $V_{LKO}$ .

**power supply considerations**

Each device should have a 0.1- $\mu$ F ceramic capacitor connected between  $V_{CC}$  and  $V_{SS}$  to suppress circuit noise. Changes in current drain on  $V_{PP}$  require it to have a bypass capacitor to  $V_{SS}$  as well. Printed-circuit traces for both power supplies should be appropriate to handle the current demand.

**Table 2. Command Definitions**

COMMAND	REQUIRED BUS CYCLES	FIRST BUS CYCLE			SECOND BUS CYCLE		
		OPERATION†	ADDRESS	DATA	OPERATION†	ADDRESS	DATA
Read	1	Write	X	00h	Read	RA	RD
Algorithm-Selection Mode	3	Write	X	90h	Read	00000 00001	89h BDh
Set-Up-Erase/Erase	2	Write	X	20h	Write	X	20h
Erase Verify	2	Write	EA	A0h	Read	X	EVD
Set-Up-Program/Program	2	Write	X	40h	Write	PA	PD
Program Verify	2	Write	X	C0h	Read	X	PVD
Reset	2	Write	X	FFh	Write	X	FFh

† Modes of operation are defined in Table 1.

Legend:

- EA Address of memory location to be read during erase verify
- RA Address of memory location to be read
- PA Address of memory location to be programmed. Address is latched on the falling edge of  $\bar{W}$ .
- RD Data read from location RA during the read operation
- EVD Data read from location EA during erase verify
- PD Data to be programmed at location PA. Data is latched on the rising edge of  $\bar{W}$ .
- PVD Data read from location PA during program verify



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

---

## command definitions

### read command

Memory contents can be accessed while  $V_{PP}$  is high or low. When  $V_{PP}$  is high, writing 00h into the command register invokes the read operation. When the device is powered up, the default contents of the command register are 00h and the read operation is enabled. The read operation remains enabled until a different valid command is written to the command register.

### algorithm-selection-mode command

The algorithm-selection mode is activated by writing 90h into the command register. The manufacturer-equivalent code (89h) is identified by the value read from address location 00000h, and the device-equivalent code (BDh) is identified by the value read from address location 00001h.

### set-up-erase/erase commands

The erase algorithm begins with  $\bar{E} = V_{IL}$ ,  $\bar{W} = V_{IL}$ ,  $\bar{G} = V_{IH}$ ,  $V_{PP} = V_{PPH}$ , and  $V_{CC} = 5\text{ V}$ . To enter the erase mode, write the set-up-erase command, 20h, into the command register. Writing a second erase command, 20h, into the command register invokes the erase operation. The erase operation begins on the rising edge of  $\bar{W}$  and ends on the rising edge of the next  $\bar{W}$ . The erase operation requires 10 ms to complete before the erase-verify command, A0h, can be loaded.

Maximum erase timing is controlled by the internal stop timer. When the stop timer terminates the erase operation, the device enters an inactive state and remains inactive until a command is received.

### erase-verify command

All bytes must be verified following an erase operation. After the erase operation is complete, an erased byte can be verified by writing the erase-verify command, A0h, into the command register. This command causes the device to exit the erase mode on the rising edge of  $\bar{W}$ . The address of the byte to be verified is latched on the falling edge of  $\bar{W}$ . The erase-verify operation remains enabled until a command is written to the command register.

To determine whether or not all the bytes have been erased, the TMS28F020 applies a margin voltage to each byte. If FFh is read from the byte, all bits in the designated byte have been erased. The erase-verify operation continues until all of the bytes have been verified. If FFh is not read from a byte, an additional erase operation must be executed. Figure 1 shows the combination of commands and bus operations for electrically erasing the TMS28F020.

### set-up-program/program commands

The programming algorithm begins with  $\bar{E} = V_{IL}$ ,  $\bar{W} = V_{IL}$ ,  $\bar{G} = V_{IH}$ ,  $V_{PP} = V_{PPH}$ , and  $V_{CC} = 5\text{ V}$ . To enter the programming mode, write the set-up-program command, 40h, into the command register. The programming operation is invoked by the next write-enable pulse. Addresses are latched internally on the falling edge of  $\bar{W}$ , and data is latched internally on the rising edge of  $\bar{W}$ . The programming operation begins on the rising edge of  $\bar{W}$  and ends on the rising edge of the next  $\bar{W}$  pulse. The program operation requires 10  $\mu\text{s}$  for completion before the program-verify command, C0h, can be loaded.

Maximum program timing is controlled by the internal stop timer. When the stop timer terminates the program operation, the device enters an inactive state and remains inactive until a command is received.



# TMS28F020 262144 BY 8-BIT FLASH MEMORY

SMJS020C – OCTOBER 1994 – REVISED JANUARY 1998

---

## program-verify command

The TMS28F020 can be programmed sequentially or randomly because it is programmed one byte at a time. Each byte must be verified after it is programmed. The program-verify operation prepares the device to verify the most recently programmed byte. To invoke the program-verify operation, C0h must be written into the command register. The program-verify operation ends on the rising edge of  $\overline{W}$ .

While verifying a byte, the TMS28F020 applies an internal margin voltage to the designated byte. If the true data and programmed data match, programming continues to the next designated byte location; otherwise, the byte must be reprogrammed. Figure 2 shows how commands and bus operations are combined for byte programming.

## reset command

To reset the TMS28F020 after set-up-erase command or set-up-program command operations without changing the contents in memory, write FFh into the command register two consecutive times. After executing the reset command, the device will default to the read mode.

## Fastwrite algorithm

The TMS28F020 is programmed using the Texas Instruments Fastwrite algorithm shown in Figure 2. This algorithm programs in a nominal time of four seconds.

## Fasterase algorithm

The TMS28F020 is erased using the Texas Instruments Fasterase algorithm shown in Figure 1. The memory array needs to be completely programmed (using the Fastwrite algorithm) before erasure begins. Erasure typically occurs in two seconds.

## parallel erasure


To reduce total erase time, several devices can be erased in parallel. Since each Flash memory can erase at a different rate, every device must be verified separately after each erase pulse. After a given device has been successfully erased, the erase command should not be issued to this device again for this erase cycle. All devices that complete erasure should be masked until the parallel erasure process is finished (see Figure 3).

Examples of how to mask a device during parallel erase include driving  $\overline{E}$  high, writing the read command (00h) to the device when the others receive a set-up-erase or erase command, or disconnecting it from all electrical signals with relays or other types of switches.



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443





Bus Operation	Command	Comments
		Entire memory must = 00h before erasure Use Fastwrite programming algorithm
		Initialize addresses
Standby		Wait for Vpp to ramp to VppH (see Note A)
		Initialize pulse count
Write	Set-Up-Erase	Data = 20h
Write	Erase	Data = 20h
Standby		Wait = 10 ms
Write	Erase Verify	Addr = Byte to verify; Data = A0h; ends the erase operation
Standby		Wait = 6 μs
Read		Read byte to verify erasure; compare output to FFh
Write	Read	Data = 00h; resets register for read operations
Standby		Wait for Vpp to ramp to VppL (see Note B)


NOTES: A. Refer to the recommended operating conditions for the value of VppH.  
B. Refer to the recommended operating conditions for the value of VppL.

Figure 1. Flash-Erase Flowchart: FASTERASE Algorithm



**TMS28F020**  
**262144 BY 8-BIT**  
**FLASH MEMORY**

SMJS020C – OCTOBER 1994 – REVISED JANUARY 1998




Bus Operation	Command	Comments
Initialize Address		
Standby		Wait for Vpp to ramp to VppH (see Note A) Initialize pulse count
Write	Set-Up-Program Write	Data = 40h
Write	Write Data	Valid address/data
Standby		Wait = 10 µs
Write	Program Verify	Data = C0h; ends Program operation
Standby		Wait = 6 µs
Read		Read byte to verify Programming; compare output to expected output
Write	Read	Data = 00h; resets register for read operations
Standby		Wait for Vpp to ramp to VppL (see Note B)

NOTES: A. Refer to the recommended operating conditions for the value of VppH.  
 B. Refer to the recommended operating conditions for the value of VppL.

**Figure 2. Programming Flowchart: Fastwrite Algorithm**



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443



† n = number of devices being erased.

Figure 3. Parallel-Erase Flow Diagram





**electrical characteristics over recommended ranges of supply voltage and operating free-air temperature**

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = -2.5 mA	2.4		V
		I <sub>OH</sub> = -100 μA	V <sub>CC</sub> - 0.4		
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 5.8 mA		0.45	V
		I <sub>OL</sub> = 100 μA		0.1	
I <sub>ID</sub>	A9 algorithm-selection-mode current	A9 = V <sub>ID</sub> max		200	μA
I <sub>I</sub>	Input current (leakage)	All except A9	V <sub>I</sub> = 0 V to 5.5 V	±1	μA
		A9	V <sub>I</sub> = 0 V to 13 V	±200	
I <sub>O</sub>	Output current (leakage)	V <sub>O</sub> = 0 V to V <sub>CC</sub>		±10	μA
I <sub>PP1</sub>	V <sub>PP</sub> supply current (read/standby)	V <sub>PP</sub> = V <sub>PPH</sub> , Read mode		200	μA
		V <sub>PP</sub> = V <sub>PPL</sub>		±10	
I <sub>PP2</sub>	V <sub>PP</sub> supply current (during program pulse) (see Note 4)	V <sub>PP</sub> = V <sub>PPH</sub>		30	mA
I <sub>PP3</sub>	V <sub>PP</sub> supply current (during flash erase) (see Note 4)	V <sub>PP</sub> = V <sub>PPH</sub>		30	mA
I <sub>PP4</sub>	V <sub>PP</sub> supply current (during program/erase verify) (see Note 4)	V <sub>PP</sub> = V <sub>PPH</sub>		5	mA
I <sub>CCS</sub>	V <sub>CC</sub> supply current (standby)	TTL-input level	V <sub>CC</sub> = 5.5 V, $\bar{E} = V_{IH}$	1	mA
		CMOS-input level	V <sub>CC</sub> = 5.5 V, $\bar{E} = V_{CC}$	100	
I <sub>CC1</sub>	V <sub>CC</sub> supply current (active read)	V <sub>CC</sub> = 5.5 V, f = 6 MHz, $\bar{E} = V_{IL}$ , I <sub>OUT</sub> = 0 mA		30	mA
I <sub>CC2</sub>	V <sub>CC</sub> average supply current (active write) (see Note 4)	V <sub>CC</sub> = 5.5 V, $\bar{E} = V_{IL}$ , Programming in progress		10	mA
I <sub>CC3</sub>	V <sub>CC</sub> average supply current (flash erase) (see Note 4)	V <sub>CC</sub> = 5.5 V, $\bar{E} = V_{IL}$ , Erasure in progress		15	mA
I <sub>CC4</sub>	V <sub>CC</sub> average supply current (program/erase verify) (see Note 4)	V <sub>CC</sub> = 5.5 V, $\bar{E} = V_{IL}$ , V <sub>PP</sub> = V <sub>PPH</sub> , Program/erase verify in progress		15	mA
V <sub>LKO</sub>	V <sub>CC</sub> erase/write lockout voltage	V <sub>PP</sub> = V <sub>PPH</sub>	2.5		V

NOTE 4: Characterization data available

**capacitance over recommended ranges of supply voltage and operating free-air temperature, f = 1 MHz†**

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
C <sub>i</sub>	Input capacitance	V <sub>I</sub> = 0 V		6	pF
C <sub>o</sub>	Output capacitance	V <sub>O</sub> = 0 V		12	pF

† Capacitance measurements are made on sample basis only.



**TMS28F020**  
**262144 BY 8-BIT**  
**FLASH MEMORY**

SMJS020C – OCTOBER 1994 – REVISED JANUARY 1998

**switching characteristics over recommended ranges of supply voltage and operating free-air temperature**

PARAMETER	TEST CONDITIONS	ALTERNATE SYMBOL	'28F020-10		'28F020-12		'28F020-15		'28F020-17		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_a(A)$ Access time from address, A0–A17	$C_L = 100$ pF, 1 Series 74 TTL load, Input $t_r \leq 20$ ns, Input $t_f \leq 20$ ns	$t_{AVQV}$	100		120		150		170		ns
$t_a(E)$ Access time from chip enable, $\overline{E}$		$t_{ELQV}$	100		120		150		170		ns
$t_{en}(G)$ Access time from output enable, $\overline{G}$		$t_{GLQV}$	45		50		55		60		ns
$t_{c}(R)$ Cycle time, read		$t_{AVAV}$	100		120		150		170		ns
$t_d(E)$ Delay time, $\overline{E}$ going low to low-impedance output		$t_{ELQX}$	0		0		0		0		ns
$t_d(G)$ Delay time, $\overline{G}$ going low to low-impedance output		$t_{GLQX}$	0		0		0		0		ns
$t_{dis}(E)$ Chip disable time to high-impedance output		$t_{EHQZ}$	0 55		0 55		0 55		0 55		ns
$t_{dis}(G)$ Output disable time to high-impedance output		$t_{GHQZ}$	0 30		0 30		0 35		0 35		ns
$t_h(D)$ Hold time, data valid from address, $\overline{E}$ or $\overline{G}^\dagger$		$t_{AXQX}$	0		0		0		0		ns
$t_{rec}(W)$ Write recovery time before read		$t_{WHGL}$	6		6		6		6		$\mu$ s

$^\dagger$  Whichever occurs first



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

timing requirements – write/erase/program operations

	ALTERNATE SYMBOL	'28F020 -t <sub>0</sub>			'28F020 -t <sub>2</sub>			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
t <sub>c</sub> (W)	Cycle time, write using $\overline{W}$	t <sub>AVAV</sub>	100			120		ns
t <sub>c</sub> (W)PR	Cycle time, programming operation	t <sub>WHWH1</sub>	10			10		μs
t <sub>c</sub> (W)ER	Cycle time, erase operation	t <sub>WHWH2</sub>	9.5	10		9.5	10	ms
t <sub>h</sub> (A)	Hold time, address	t <sub>WLAX</sub>	55			60		ns
t <sub>h</sub> (E)	Hold time, $\overline{E}$	t <sub>WHEH</sub>	0			0		ns
t <sub>h</sub> (WHD)	Hold time, data valid after $\overline{W}$ high	t <sub>WHDX</sub>	10			10		ns
t <sub>su</sub> (A)	Setup time, address	t <sub>AVWL</sub>	0			0		ns
t <sub>su</sub> (D)	Setup time, data	t <sub>DVWH</sub>	50			50		ns
t <sub>su</sub> (E)	Setup time, $\overline{E}$ before $\overline{W}$	t <sub>ELWL</sub>	20			20		ns
t <sub>su</sub> (VPEL)	Setup time, V <sub>pp</sub> to $\overline{E}$ going low	t <sub>VPEL</sub>	1			1		μs
t <sub>rec</sub> (W)	Recovery time, $\overline{W}$ before read	t <sub>WHGL</sub>	6			6		μs
t <sub>rec</sub> (R)	Recovery time, read before $\overline{W}$	t <sub>GHWL</sub>	0			0		μs
t <sub>w</sub> (W)	Pulse duration, $\overline{W}$ (see Note 5)	t <sub>WLWH</sub>	60			60		ns
t <sub>w</sub> (WH)	Pulse duration, $\overline{W}$ high	t <sub>WHWL</sub>	20			20		ns
t <sub>r</sub> (VPP)	Rise time, V <sub>pp</sub>	t <sub>VPPR</sub>	1			1		μs
t <sub>f</sub> (VPP)	Fall time, V <sub>pp</sub>	t <sub>VPPF</sub>	1			1		μs

	ALTERNATE SYMBOL	'28F020 -t <sub>5</sub>			'28F020 -t <sub>7</sub>			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
t <sub>c</sub> (W)	Cycle time, write using $\overline{W}$	t <sub>AVAV</sub>	150			170		ns
t <sub>c</sub> (W)PR	Cycle time, programming operation	t <sub>WHWH1</sub>	10			10		μs
t <sub>c</sub> (W)ER	Cycle time, erase operation	t <sub>WHWH2</sub>	9.5	10		9.5	10	ms
t <sub>h</sub> (A)	Hold time, address	t <sub>WLAX</sub>	60			70		ns
t <sub>h</sub> (E)	Hold time, $\overline{E}$	t <sub>WHEH</sub>	0			0		ns
t <sub>h</sub> (WHD)	Hold time, data valid after $\overline{W}$ high	t <sub>WHDX</sub>	10			10		ns
t <sub>su</sub> (A)	Setup time, address	t <sub>AVWL</sub>	0			0		ns
t <sub>su</sub> (D)	Setup time, data	t <sub>DVWH</sub>	50			50		ns
t <sub>su</sub> (E)	Setup time, $\overline{E}$ before $\overline{W}$	t <sub>ELWL</sub>	20			20		ns
t <sub>su</sub> (VPEL)	Setup time, V <sub>pp</sub> to $\overline{E}$ going low	t <sub>VPEL</sub>	1			1		μs
t <sub>rec</sub> (W)	Recovery time, $\overline{W}$ before read	t <sub>WHGL</sub>	6			6		μs
t <sub>rec</sub> (R)	Recovery time, read before $\overline{W}$	t <sub>GHWL</sub>	0			0		μs
t <sub>w</sub> (W)	Pulse duration, $\overline{W}$ (see Note 5)	t <sub>WLWH</sub>	60			60		ns
t <sub>w</sub> (WH)	Pulse duration, $\overline{W}$ high	t <sub>WHWL</sub>	20			20		ns
t <sub>r</sub> (VPP)	Rise time, V <sub>pp</sub>	t <sub>VPPR</sub>	1			1		μs
t <sub>f</sub> (VPP)	Fall time, V <sub>pp</sub>	t <sub>VPPF</sub>	1			1		μs

NOTE 5: Rise/fall time ≤ 10 ns




**TMS28F020**  
**262144 BY 8-BIT**  
**FLASH MEMORY**

SMJS020C – OCTOBER 1994 – REVISED JANUARY 1998

**timing requirements — alternative  $\bar{E}$ -controlled writes**


	ALTERNATE SYMBOL	'28F020 -t <sub>0</sub>		'28F020 -t <sub>2</sub>		'28F020 -t <sub>5</sub>		'28F020 -t <sub>7</sub>		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>c(W)</sub>	Cycle time, write using $\bar{E}$	t <sub>AVAV</sub>	100	120	150	170				ns
t <sub>c(E)PR</sub>	Cycle time, programming operation	t <sub>EHEH</sub>	10	10	10	10				μs
t <sub>h(EA)</sub>	Hold time, address	t <sub>ELAX</sub>	75	80	80	90				ns
t <sub>h(ED)</sub>	Hold time, data	t <sub>EHDx</sub>	10	10	10	10				ns
t <sub>h(W)</sub>	Hold time, $\bar{W}$	t <sub>EHWH</sub>	0	0	0	0				ns
t <sub>su(A)</sub>	Setup time, address	t <sub>AVEL</sub>	0	0	0	0				ns
t <sub>su(D)</sub>	Setup time, data	t <sub>DVEH</sub>	50	50	50	50				ns
t <sub>su(W)</sub>	Setup time, $\bar{W}$ before $\bar{E}$	t <sub>WLEL</sub>	0	0	0	0				ns
t <sub>su(VPPEL)</sub>	Setup time, V <sub>pp</sub> to $\bar{E}$ low	t <sub>VPEL</sub>	1	1	1	1				μs
t <sub>rec(E)R</sub>	Recovery time, write using $\bar{E}$ before read	t <sub>EHGL</sub>	6	6	6	6				μs
t <sub>rec(E)W</sub>	Recovery time, read before write using $\bar{E}$	t <sub>GHLE</sub>	0	0	0	0				μs
t <sub>w(E)</sub>	Pulse duration, write using $\bar{E}$	t <sub>ELEH</sub>	70	70	70	80				ns
t <sub>w(EH)</sub>	Pulse duration, write, $\bar{E}$ high	t <sub>EHEL</sub>	20	20	20	20				ns

**PARAMETER MEASUREMENT INFORMATION**



NOTE A: C<sub>L</sub> includes probe and fixture capacitance.

**LOAD CIRCUIT**



**VOLTAGE WAVEFORMS**

The ac testing inputs are driven at 2.4 V for logic high and 0.45 V for logic low. Timing measurements are made at 2 V for logic high and 0.8 V for logic low on both inputs and outputs. Each device should have a 0.1-μF ceramic capacitor connected between V<sub>CC</sub> and V<sub>SS</sub> as close as possible to the device terminals.

**Figure 4. Load Circuit and Voltage Waveforms**



POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443



PARAMETER MEASUREMENT INFORMATION




Figure 5. Read-Cycle Timing



PARAMETER MEASUREMENT INFORMATION




Figure 6. Write-Cycle Timing



PARAMETER MEASUREMENT INFORMATION




Figure 7. Write-Cycle (Alternative  $\bar{E}$ -Controlled Writes) Timing



