



Dual 4-5-Input OR/NOR Gate

**ELECTRICALLY TESTED PER:
5962-8756901**

The 10H609 is a Dual 4-5-input OR/NOR gate.

- Propagation Delay Average, 0.75 ns Typical
- 180 mW Max/Pkg (No Load)
- Improved Noise Margin 150 mV (Over Operating Voltage and Temperature Range)
- Voltage Compensated
- MECL 10K-Compatible

FUNCTION	PIN ASSIGNMENTS			BURN-IN (CONDITION C)
	DIL	FLATS	LCC	
VCC1	1	5	2	GND
AOUT	2	6	3	51 Ω to V _{TT}
\overline{AOUT}	3	7	4	51 Ω to V _{TT}
A _{1IN}	4	8	5	51 Ω to V _{TT}
A _{1IN}	5	9	7	OPEN
A _{1IN}	6	10	8	OPEN
A _{1IN}	7	11	9	GND
VEE	8	12	10	VEE
B _{1IN}	9	13	12	GND
B _{1IN}	10	14	13	GND
B _{1IN}	11	15	14	GND
B _{1IN}	12	16	15	OPEN
B _{1IN}	13	1	17	CP1
BOUT	14	2	18	51 Ω to V _{TT}
\overline{BOUT}	15	3	19	51 Ω to V _{TT}
VCC2	16	4	20	GND

BURN - IN CONDITIONS:
V_{TT} = -2.0 V MAX/ -2.2 V MIN
VEE = -5.7 V MAX/ -5.2 V MIN

Military 10H609




AVAILABLE AS



- 1) JAN: N/A
 - 2) SMD: 5962-8756901
 - 3) 883: 10H609/BXAJC
- X = CASE OUTLINE AS FOLLOWS:

PACKAGE: CERDIP: E
CERFLAT: F
LCC: 2

**The letter "M" appears before
the slash on LCC.**




LOGIC DIAGRAM



10H609

2



NOTES

1. All input and output cables to the scope are equal lengths of 50 Ω coaxial cable. Wire length should be < 1/4 inch from TP_{IN} to input pin and TP_{OUT} to output pin.
2. $t_r = t_f = 1.0 \text{ ns} \pm 0.1 \text{ ns}$
3. $P_W \geq 20 \text{ ns}$
4. $P_{RF} = 1.00 \text{ MHz}$
5. Unused outputs connected to 100 Ω resistor to ground.




Figure 1. Switching Test Circuit and Waveforms

10H609 QUIESCENT LIMIT TABLE *

* ELECTRICAL CHARACTERISTICS

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100 Ω resistor to -2.0 volts.

Test Temperature	Test Voltage Values (Volts)							
	V _{IH1}	V _{IL1}	V _{IH2}	V _{IL2}	PS1	PS2	VEE1	VEE2
T _A = 25 °C	-0.78	-1.95	-1.11	-1.480	+1.01	+0.31	-5.46	-4.94
T _A = 125 °C	-0.65	-1.95	-0.96	-1.465	+1.24	+0.36	-5.46	-4.94
T _A = -55 °C	-0.84	-1.95	-1.16	-1.510	+0.28	+0.28	-5.46	-4.94

Symbol	Parameter	Limits						Units	TEST VOLTAGE APPLIED TO PINS BELOW							
		+ 25 °C		+ 125 °C		- 55 °C			Pinouts referenced are for DIL package, check Pin Assignments V _{CC} = 0 V, Output Load = 100 Ω to -2.0 V							
		Subgroup 1		Subgroup 2		Subgroup 3			V _{IH1}	V _{IL1}	V _{IH2}	V _{IL2}	V _{EE1}	V _{EE2}	V _{CC}	P.U.T.
V _{OH}	High Output Voltage	Min	Max	Min	Max	Min	Max	V	4-7 9-13	4-7 9-13			8		1, 16	2, 3, 14, 15
V _{OL}	Low Output Voltage	-1.95	-1.58	-1.95	-1.565	-1.95	-1.61	V		4-7 9-13	4-7 9-13	8		1, 16	2, 3, 14, 15	
V _{OH1}	High Output Voltage	-1.01	-0.78	-0.86	-0.65	-1.06	-0.84	V		4-7 9-13	4-7 9-13	8		1, 16	2, 3, 14, 15	
V _{OL1}	Low Output Voltage	-1.96	-1.58	-1.95	-1.565	-1.95	-1.61	V	4-7 9-13	4-7 9-13	5-7 10-12	8	8	1, 16	2, 3, 14, 15	
I _{EE}	Power Supply Current	-30		-33		-33		mA				8		1, 16		8
I _{IH}	Input Current High		350		915		560	μA	4-7 9-13			8		1, 16	2, 3, 14, 15	
I _{IL}	Input Current Low	0.5		0.3		0.5		μA		4-7 9-13		8		1, 16	2, 3, 14, 15	

10H609 QUIESCENT LIMIT TABLE *

* ELECTRICAL CHARACTERISTICS

Each MECL 10H series circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow greater than 500 linear fpm is maintained. Outputs are terminated through a 100 Ω resistor to - 2.0 volts.

Test Temperature	Test Voltage Values (Volts)									
	V _{IH1}	V _{IL1}	V _{IH2}	V _{IL2}	PS1	PS2	VEE1	VEE2		
T _A = 25 °C	-0.78	-1.95	-1.11	-1.480	+1.11	+0.31	-5.46	-4.94		
T _A = 125 °C	-0.65	-1.95	-0.96	-1.465	+1.24	+0.36	-5.46	-4.94		
T _A = -55 °C	-0.84	-1.95	-1.16	-1.510	+1.01	+0.28	-5.46	-4.94		

Symbol	Parameter	Limits						Units
		+ 25 °C		+ 125 °C		- 55 °C		
		Subgroup 1	Subgroup 2	Subgroup 3	Subgroup 3			
t _{TLH}	Functional Parameters:	Min	Max	Min	Max	Min	Max	ns
t _{rHL}		0.4	1.5	0.4	1.6	0.4	1.3	
t _{pHL}		0.4	1.5	0.4	1.6	0.4	1.3	
t _{pHL}	Propagation Delay Data	0.4	1.4	0.4	1.9	0.4	1.3	ns
t _{pLH}	Propagation Delay Enable	0.4	1.4	0.4	1.9	0.4	1.3	ns

TEST VOLTAGE APPLIED TO PINS BELOW									
Pinouts referenced are for DIL package, check Pin Assignments									
V _{CC} = 2.0 V, Output Load = 100 Ω to - 2.0 V, V _{EEL} = - 2.94 V									
	V _{IN}	V _{OUT}	V _{CC}	V _{EEL}	P.U.T.				
	6, 11	2, 3, 14, 15	1, 16	8	2, 3, 14, 15				
	6, 11	2, 3, 14, 15	1, 16	8	2, 3, 14, 15				
	6, 11	2, 3, 14, 15	1, 16	8	2, 3, 14, 15				
	6, 11	2, 3, 14, 15	1, 16	8	2, 3, 14, 15				